# GD25WD10E/05E DATASHEET





1	FE	ATURES	4
2	GE	NERAL DESCRIPTIONS	5
3	ME	EMORY ORGANIZATION	9
4		VICE OPERATIONS	
	4.1	SPI Mode	10
5	DA	TA PROTECTION	11
6	ST	ATUS REGISTER	12
7	СО	DMMAND DESCRIPTIONS	14
	7.1	Write Enable (WREN) (06н)	16
	7.2	Write Disable (WRDI) (04h)	
	7.3	READ STATUS REGISTER (RDSR) (05H)	
	7.4	Write Status Register (WRSR) (01H)	
	7.5	READ DATA BYTES (READ) (03H)	
	7.6	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	
	7.7	DUAL OUTPUT FAST READ (3BH)	
	7.8	PAGE PROGRAM (PP) (02H)	19
	7.9	SECTOR ERASE (SE) (20H)	20
	7.10	32KB BLOCK ERASE (BE32) (52H)	20
	7.11	64KB Block Erase (BE64) (D8H)	21
	7.12	CHIP ERASE (CE) (60H/C7H)	21
	7.13	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	22
	7.14	READ IDENTIFICATION (RDID) (9FH)	22
	7.15	READ UNIQUE ID (4BH)	23
	7.16	DEEP POWER-DOWN (DP) (B9H)	23
	7.17	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	24
8	EL	ECTRICAL CHARACTERISTICS	26
	8.1	Power-On Timing	26
	8.2	Initial Delivery State	26
	8.3	ABSOLUTE MAXIMUM RATINGS	26
	8.4	CAPACITANCE MEASUREMENT CONDITIONS	27
	8.5	DC Characteristics	28
	8.6	AC CHARACTERISTICS	31
9	OR	RDERING INFORMATION	37
	9.1	VALID PART NUMBERS	38



# GD25WD10E/05E

10	PACKAGE INFORMATION	40
10.1	PACKAGE USON6 (1.2x1.2mm)	40
10.2	Package USON8 (1.5x1.5мм)	41
10.3	Раскаде USON8 (3x2мм)	42
10.4	PACKAGE SOP8 150MIL	43
11	REVISION HISTORY	4/



#### **GD25WD10E/05E**

#### 1 FEATURES

- ◆ 1M/512K-bit Serial Flash
  - 128K/64K-Byte
  - 256 Bytes per programmable page
- Standard, Dual Output
  - Standard SPI: SCLK, CS#, SI, SO, WP#
  - Dual Output: SCLK, CS#, IO0, IO1, WP#
- High Speed Clock Frequency
  - 104MHz for fast read
  - Dual Output Data transfer up to 160Mbits/s
- Software/Hardware Write Protection
  - Write protect all/portion of memory via software
  - Enable/Disable protection with WP# Pin
- Endurance and Data Retention
  - Minimum 100,000 Program/Erase Cycles
  - 20-year data retention typical


- ◆ Fast Program/Erase Speed
  - Page Program time: 1.4ms typical
  - Sector Erase time: 120ms typical
  - Block Erase time: 0.4s/0.6s typical
  - Chip Erase time: 1.5s/0.8s typical
- Flexible Architecture
  - Uniform Sector of 4K-Byte
  - Uniform Block of 32/64K-Byte
- ◆ Low Power Consumption
  - 0.1µA typical standby current
  - 0.1µA typical deep power down current
- Advanced Security Features
  - 128-bit Unique ID for each device
- ◆ Single Power Supply Voltage
  - Full voltage range: 1.65-3.6V
- Package Information
  - USON6 (1.2x1.2mm)
  - USON8 (1.5x1.5mm)
  - USON8 (3x2mm)
  - SOP8 150mil

#### **2 GENERAL DESCRIPTIONS**

The GD25WD10E/05E (1M/512K-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and the Dual Output: Serial Clock, Chip Select, Serial Data I/O0 (SI) and I/O1 (SO). The Dual Output data is transferred with speed of 160Mbit/s.

#### **CONNECTION DIAGRAM AND PIN DESCRIPTION**

Figure 1 Connection Diagram for USON6 package



6 - LEAD USON

Table 1. Pin Description for USON6 Package


Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	0	Data Output (Data Output 1)
3	VSS		Ground
4	SI (IO0)	I/O	Data Input (Data Input Output 0)
5	SCLK	I	Serial Clock Input
6	VCC		Power Supply

#### Note:

1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

GD25WD10E&05E-Rev1.0 5 November 2023

Figure 2 Connection Diagram for USON8 package



8 - LEAD USON

Table 2. Pin Description for USON8 Package

Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	0	Data Output (Data Output 1)
3	WP#	I	Write Protect Input
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	NC		No Connection
8	VCC		Power Supply

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.

Figure 3 Connection Diagram for SOP8 package




Table 3. Pin Description for SOP8 Package


Pin No.	Pin Name	I/O	Description
1	CS#	I	Chip Select Input
2	SO (IO1)	0	Data Output (Data Output 1)
3	WP#	I	Write Protect Input
4	VSS		Ground
5	SI (IO0)	I/O	Data Input (Data Input Output 0)
6	SCLK	I	Serial Clock Input
7	NC		No Connection
8	VCC		Power Supply

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. If WP# is unused, it must be driven high by the host, or an external pull-up resistor must be placed on the PCB in order to avoid allowing WP# input to float.



# GD25WD10E/05E

#### **BLOCK DIAGRAM**



#### 3 **MEMORY ORGANIZATION**

#### GD25WD10E

Each device has	Each block has	Each sector has	Each page has	
128K	64/32K	4K	256	bytes
512	256/128	16	-	pages
32	16/8	-	-	sectors
2/4	-	-	-	blocks

#### GD25WD05E

Each device has	Each block has	Each sector has	Each page has	
64K	64/32K	4K	256	Bytes
256	256/128	16	-	pages
16	16/8	-	-	sectors
1/2	-	-	-	blocks

#### **UNIFORM BLOCK SECTOR ARCHITECTURE**

#### GD25WD10E 64K Bytes Block Sector Architecture

Block	Sector	Address range	
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

#### **GD25WD05E 64K Bytes Block Sector Architecture**

Block	Sector	Address range	
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

GD25WD10E/05E

#### **DEVICE OPERATIONS**

#### 4.1 **SPI Mode**

#### Standard SPI

The GD25WD10E/05E features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### **Dual SPI**

The GD25WD10E/05E supports Dual Output operation when using the "Dual Output Fast Read" (3Bh) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual Output command the SI pin becomes bidirectional I/O pins: IO0, and the SO pin becomes IO1.

#### **GD25WD10E/05E**

#### 5 **DATA PROTECTION**

The GD25WD10E/05E provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
  - -Power-Up
  - -Write Disable (WRDI)
  - -Write Status Register (WRSR)
  - -Page Program (PP)
  - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect bits (BP2-BP0) define the section of the memory array that can be read but not changed.
- Hardware Protection Mode: WP# goes low to protect the Block Protect bits (BP2-BP0) and the SRP bit.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command.
- Write Inhibit Voltage (VWI): Device would reset automatically when VCC is below a certain threshold VWI.

Table 4. GD25WD10E Protected area size

Status Register Content			Memory Content					
BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
0	0	0	NONE	NONE	NONE	NONE		
0	0	1	Sector 0 to 29	000000H-01DFFFH	120KB	Lower 30/32		
0	1	0	Sector 0 to 27	000000H-01BFFFH	112KB	Lower 28/32		
0	1	1	Sector 0 to 23	000000H-017FFFH	96KB	Lower 24/32		
1	0	0	Sector 0 to 15	000000H-00FFFFH	64KB	Lower 16/32		
1	0	1	ALL	000000H-01FFFFH	128KB	ALL		
1	1	Х	ALL	000000H-01FFFFH	128KB	ALL		

Table 5. GD25WD05E Protected area size

Status Register Content			Memory Content			
BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	0	0	NONE	NONE	NONE	NONE
0	0	1	Sector 0 to 13	000000H-00DFFFH	56KB	Lower 14/16
0	1	0	Sector 0 to 11	000000H-00BFFFH	48KB	Lower 12/16
0	1	1	Sector 0 to 7	000000H-007FFFH	32KB	Lower 8/16
1	Х	Х	ALL	000000H-00FFFFH	64KB	ALL

# **Uniform Sector Standard and Dual Serial Flash**

#### **6 STATUS REGISTER**

Table 6. Status Register

No.	Name	Description	Note
S7	SRP	Status Register Protection Bit	Non-volatile writable
S6	Reserved	Reserved	Reserved
S5	Reserved	Reserved	Reserved
S4	BP2	Block Protect Bit	Non-volatile writable
S3	BP1	Block Protect Bit	Non-volatile writable
S2	BP0	Block Protect Bit	Non-volatile writable
S1	WEL	Write Enable Latch	Volatile, read only
S0	WIP	Erase/Write In Progress	Volatile, read only

The status and control bits of the Status Register are as follows:

#### WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

#### WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

#### BP2, BP1, BP0 bits

The Block Protect (BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table4&5) becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are all 0. The default value of BP2, BP1 and BP0 bits are all 0.

#### **SRP** bit

The Status Register Protect (SRP) bits are non-volatile Read/Write bits in the status register. The SRP bit controls the method of the write protection: software protected, hardware protected, or hardware unprotected.

Table 7. Status Register Protect (SRP) bit

SRP	WP#	Status Register	Description
0	Х	Software Protected	The Status Register can be written to after a Write Enable command, WEL=1.(Default)
1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.



GD25WD10E/05E

1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written to after a
			Write Enable command, WEL=1

#### Reserved bit

It is recommended to set the value of the reserved bit as "0".

# **Uniform Sector Standard and Dual Serial Flash**

#### 7 COMMAND DESCRIPTIONS

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

Every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table 8. Commands

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7	Byte 8	Byte 9
Write Enable	06h								
Write Disable	04h								
Read Status Register	05h	(S7-S0)	(cont.)						
Write Status Register	01h	S7-S0							
Read Data	03h	A23-A16	A15-A8	A7-A0	(D7-D0)	(cont.)			
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(cont.)		
Dual Output Fast Read	3Bh	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(1)</sup>	(cont.)		
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte			
Sector Erase	20h	A23-A16	A15-A8	A7-A0					
Block Erase (32K)	52h	A23-A16	A15-A8	A7-A0					
Block Erase (64K)	D8h	A23-A16	A15-A8	A7-A0					
Chip Erase	C7/60h								
Read Manufacturer/	90h	00H	00H	00H	(MID7-	(ID7-ID0)	(cont.)		
Device ID	9011	ООП	ООП	ООП	MID0)	(107-100)	(cont.)		
Read Identification	9Fh	(MID7- MID0)	(ID15-ID8)	(ID7-ID0)	(cont.)				
Read Unique ID	4Bh	00H	00H	00H	dummy	(UID7- UID0)	(cont.)		
Deep Power-Down	B9h								
Release From Deep	ABh								
Power-Down									



# GD25WD10E/05E

Release From Deep								
Power-Down and Read	ABh	dummy	dummy	dummy	(ID7-ID0)	(cont.)		
Device ID								

Note:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

#### **TABLE OF ID DEFINITIONS**

#### GD25WD10E

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9Fh	C8	64	11
90h	C8		10
ABh			10

#### GD25WD05E

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9Fh	C8	64	10
90h	C8		05
ABh			05

## 7.1 Write Enable (WREN) (06h)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) command.

The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

CS#

0 1 2 3 4 5 6 7

SCLK Command Command High-Z

SO High-Z

Figure 4. Write Enable Sequence Diagram

# 7.2 Write Disable (WRDI) (04h)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit may be set to 0 by issuing the Write Disable (WRDI) command to disable Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), that require WEL be set to 1 for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.

The WEL bit is reset by following condition: Write Disable command (WRDI), Power-up, and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase and Chip Erase commands.

The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high.




Figure 5. Write Disable Sequence Diagram

# 7.3 Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05h", the SO will output Status Register bits S7~SO.

# **Uniform Sector Standard and Dual Serial Flash**

**GD25WD10E/05E** 




Figure 6. Read Status Register Sequence Diagram

## 7.4 Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. A Write Enable (WREN) instruction must be executed previously to set the Write Enable Latch (WEL) bit, before it can be accepted.

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (SI).

The Write Status Register (WRSR) instruction has no effect on S6, S5, S1 and S0 of the Status Register. S6 and S5 are always read as 0. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven high, the self-timed Write Status Register cycle (the duration is tw) is initiated. While the Write Status Register cycle is in progress, reading Status Register to check the Write In Progress (WIP) bit is achievable.

The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and turn to 0 on the completion of the Write Status Register. When the cycle is completed, the Write Enable Latch (WEL) is reset to 0.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP2, BP1, BP0) bits, which are utilized to define the size of the read-only area.

The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal, by setting which the device can enter into Hardware Protected Mode. The Write Status Register (WRSR) instruction is not executed once enter into the Hardware Protected Mode.




Figure 7. Write Status Register Sequence Diagram

# 7.5 Read Data Bytes (READ) (03h)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency  $f_R$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 8. Read Data Bytes Sequence Diagram

#### 7.6 Read Data Bytes at Higher Speed (Fast Read) (0Bh)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f<sub>C</sub>, on the falling edge of SCLK. The first byte address can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 9. Read Data Bytes at Higher Speed Sequence Diagram

# 7.7 Dual Output Fast Read (3Bh)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

# **Uniform Sector Standard and Dual Serial Flash**

**GD25WD10E/05E** 




Figure 10. Dual Output Fast Read Sequence Diagram

## 7.8 Page Program (PP) (02h)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP2, BP1, and BP0) is not executed.




Figure 11. Page Program Sequence Diagram

#### 7.9 Sector Erase (SE) (20h)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low  $\rightarrow$  sending Sector Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP2, BP1, and BP0) bit is not executed.




Figure 12. Sector Erase Sequence Diagram

#### 7.10 32KB Block Erase (BE32) (52h)

The 32KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose

duration is t<sub>BE1</sub>) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase command applied to a block which is protected by the Block Protect (BP2, BP1, and BP0) bits is not executed.

CS#

0 1 2 3 4 5 6 7 8 9 29 30 31

SCLK Command 24 Bits Address

SI 52h 23 22 --- 2 1 0 ////

MSB

Figure 13. 32KB Block Erase Sequence Diagram

#### 7.11 64KB Block Erase (BE64) (D8h)

The 64KB Block Erase command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low  $\rightarrow$  sending 64KB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is  $t_{BE2}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase command applied to a block which is protected by the Block Protect (BP2, BP1, and BP0) bits is not executed.




Figure 14. 64KB Block Erase Sequence Diagram


# 7.12 Chip Erase (CE) (60h/C7h)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low  $\rightarrow$  sending Chip Erase command  $\rightarrow$  CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase

cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 15. Chip Erase Sequence Diagram



# 7.13 Read Manufacture ID/ Device ID (REMS) (90h)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90h" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first.




Figure 16. Read Manufacture ID/ Device ID Sequence Diagram

# 7.14 Read Identification (RDID) (9Fh)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high,

the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 17. Read Identification ID Sequence Diagram

## 7.15 Read Unique ID (4Bh)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low  $\rightarrow$  sending Read Unique ID command  $\rightarrow$  3-Byte Address (000000H)  $\rightarrow$ Dummy Byte $\rightarrow$ 128bit Unique ID Out  $\rightarrow$ CS# goes high.




Figure 18. Read Unique ID Sequence Diagram

## 7.16 Deep Power-Down (DP) (B9h)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device,

# **Uniform Sector Standard and Dual Serial Flash**

#### GD25WD10E/05E

and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO. The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low  $\rightarrow$  sending Deep Power-Down command  $\rightarrow$  CS# goes high. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $t_{CC2}$  and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 19. Deep Power-Down Sequence Diagram

## 7.17 Release from Deep Power-Down and Read Device ID (RDI) (ABh)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high. Release from Power-Down will take the time duration of t<sub>RES1</sub> (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t<sub>RES1</sub> time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy byte. The ID7~ID0 are then shifted out on the falling edge of SCLK with most significant bit (MSB) first. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the ID7~ID0, the command is the same as previously described, except that after CS# is driven high it must remain high for a time duration of t<sub>RES2</sub> (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equals 1) the command is ignored and will not have any effects on the current cycle.

Figure 20. Release Power-Down Sequence Diagram





Figure 21. Release Power-Down/Read Device ID Sequence Diagram



#### 8 ELECTRICAL CHARACTERISTICS

# 8.1 Power-On Timing

Figure 22. Power-On Timing Sequence Diagram




Table 9. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min.) to device operation	0.3		ms
VWI	Write Inhibit Voltage	1	1.55	V
VPWD	VCC voltage needed to below VPWD for ensuring initialization will occur		0.5	V
tPWD	The minimum duration for ensuring initialization will occur	300		μs

# 8.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1 (each Byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

# 8.3 Absolute Maximum Ratings

Parameter	Value	Unit
	-40 to 85	
Ambient Operating Temperature (T <sub>A</sub> )	-40 to 105	$^{\circ}\mathbb{C}$
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}$ C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC	-0.6 to 4.2	V

Figure 23. Input Test Waveform and Measurement Level


# **Maximum Negative Overshoot Waveform** Vss-2.0V -----20ns



# 8.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1	/CC to 0.8	BVCC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

Figure 24. Absolute Maximum Ratings Diagram





# GD25WD10E/05E

#### 8.5 DC Characteristics

 $(T_A = -40 \,^{\circ}\text{C} \sim 85 \,^{\circ}\text{C}, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μA
lası	Ot	CS#=VCC,		0.1(3)	2	шА
I <sub>CC1</sub>	Standby Current	VIN=VCC or VSS		0.1(3)	2	μA
Icc2	Deep Power-Down Current	CS#=VCC,		0.1 <sup>(3)</sup>	2	μΑ
ICC2	Deep Fower-Down Current	VIN=VCC or VSS		0.10	2	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 104MHz,		3	6	mA
		Q=Open(x1 I/O)				
		CLK=0.1VCC / 0.9VCC				
		at 80MHz,		2.5	4.5	mA
Іссз	Operating Current (Read)	Q=Open(x2 Output)				
1003	Operating Current (Neau)	CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	4	mA
		Q=Open(x2 Output)				
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	2.5	mA
		Q=Open(x2 Output)				
Icc4	Operating Current (PP)	CS#=VCC		7	20	mA
Icc5	Operating Current (WRSR)	CS#=VCC		7	20	mA
I <sub>CC6</sub>	Operating Current (SE)	CS#=VCC		7	20	mA
Icc7	Operating Current (BE)	CS#=VCC		7	20	mA
Icc8	Operating Current (CE)	CS#=VCC		7	20	mA
V <sub>IL</sub>	Input Low Voltage		-0.5		0.2VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC		VCC+0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 100μA			0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

- 1. Typical value tested at T =  $25^{\circ}$ C. lcc3 (>50MHz) tested at VCC = 3.3V. lcc3 ( $\leq$ 50MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. For USON6 (1.2x1.2mm) package,  $I_{\text{CC1}}$  =0.5 $\mu\text{A}$  ,  $I_{\text{CC2}}$  =0.5 $\mu\text{A}$ .



# GD25WD10E/05E

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
I <sub>LO</sub>	Output Leakage Current				±2	μA
	Otan dia Orana at	CS#=VCC,		0.4(3)	40	
Icc1	Standby Current	VIN=VCC or VSS		0.1 <sup>(3)</sup>	10	μΑ
		CS#=VCC,		0.4(3)	40	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		0.1 <sup>(3)</sup>	10	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 104MHz,		3	22	mA
		Q=Open(x1 I/O)				
		CLK=0.1VCC / 0.9VCC			20	
		at 80MHz,		2.5		mA
	Operating Current (Read)	Q=Open(x2 Output)				
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	7	mA
		Q=Open(x2 Output)				
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	5.5	mA
		Q=Open(x2 Output)				
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC		7	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		7	30	mA
Icc6	Operating Current (SE)	CS#=VCC		7	30	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC		7	30	mA
Icc8	Operating Current (CE)	CS#=VCC		7	30	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I <sub>OL</sub> = 100μA			0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

- 1. Typical value tested at T = 25 °C. Icc3 (>50MHz) tested at VCC = 3.3V. Icc3 (≤50MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. For USON6 (1.2x1.2mm) package,  $I_{CC1}$  =0.5 $\mu A$  ,  $I_{CC2}$  =0.5 $\mu A$ .



# GD25WD10E/05E

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lu	Input Leakage Current				±2	μΑ
I <sub>LO</sub>	Output Leakage Current				±2	μA
,	Chaire allow Commonst	CS#=VCC,		0.4(3)	4.5	
lcc <sub>1</sub>	Standby Current	VIN=VCC or VSS		0.1 <sup>(3)</sup>	15	μΑ
Lead	Doon Bower Down Current	CS#=VCC,		0.1(3)	15	
Icc2	Deep Power-Down Current	VIN=VCC or VSS		0.1(9)	15	μΑ
		CLK=0.1VCC / 0.9VCC				
		at 104MHz,		3	22	mA
		Q=Open(x1 I/O)				
		CLK=0.1VCC / 0.9VCC				
	at 80MHz, 2.5	20	mA			
	Operating Current (Read)	Q=Open(x2 Output)				
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC / 0.9VCC				
		at 40MHz,		1.6	10	mA
		Q=Open(x2 Output)			10	
		CLK=0.1VCC / 0.9VCC				
		at 16MHz,		1.2	8.5	mA
		Q=Open(x2 Output)				
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC		7	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		7	30	mA
Icc6	Operating Current (SE)	CS#=VCC		7	30	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC		7	30	mA
Icc8	Operating Current (CE)	CS#=VCC		7	30	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V <sub>IH</sub>	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I <sub>OL</sub> = 100μA			0.4	V
Vон	Output High Voltage	I <sub>OH</sub> = -100μA	VCC-0.2			V

- 1. Typical value tested at T = 25 °C. Icc3 (>50MHz) tested at VCC = 3.3V. Icc3 (≤50MHz) tested at VCC = 1.8V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. For USON6 (1.2x1.2mm) package,  $I_{CC1}$  =0.5 $\mu A$  ,  $I_{CC2}$  =0.5 $\mu A$ .



# GD25WD10E/05E

#### 8.6 **AC Characteristics**

 $(T_A = -40^{\circ}C \sim 85^{\circ}C, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit.
<b>f</b>	Serial Clock Frequency For: all commands except			104	NALI
f <sub>C1</sub>	03H and 3BH, on 3.0~3.6V power supply			104	MHz
£	Serial Clock Frequency For: all commands except			70	MILI
f <sub>C2</sub>	03H and 3BH, on 2.1~3.0V power supply			70	MHz
£	Serial Clock Frequency For: all commands except			50	MILI
fсз	03H and 3BH, on 1.65~2.1V power supply			50	MHz
<b>f</b>	Serial Clock Frequency For: Read (03H) ,Dual Output			80	MHz
f <sub>R1</sub>	(3BH), on 3.0 - 3.6V power supply			00	IVII IZ
f	Serial Clock Frequency For: Read (03H) ,Dual Output			60	MHz
f <sub>R2</sub>	(3BH), on 2.1 - 3.0V power supply			00	IVITIZ
f	Serial Clock Frequency For: Read (03H) ,Dual Output			40	MHz
f <sub>R3</sub>	(3BH), on 1.65 – 2.1V power supply			40	IVITIZ
<b>t</b>	Serial Clock High Time	45%			no
tclh	Serial Clock Fight Time	(1/FcMax)			ns
4	Sovial Clock Low Time	45%			no
tcll	Serial Clock Low Time	(1/FcMax)			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t <sub>CHCL</sub>	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
t <sub>CHSH</sub>	CS# Active Hold Time	10			ns
tshch	CS# Not Active Setup Time	10			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	10			ns
tshsl	CS# High Time (Read/Write)	40			ns
tshqz	Output Disable Time			12	ns
tcLQX	Output Hold Time	0			ns
tоvсн	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
	Clock Low To Output Valid 2.7~3.6V			6	ns
$t_{\sf CLQV}$	Clock Low To Output Valid 1.65V~2.7V			12	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic				
t <sub>RES1</sub>	Signature Read			0.1	μs
	CS# High To Standby Mode With Electronic Signature				
t <sub>RES2</sub>	Read			0.1	μs
tw	Write Status Register Cycle Time		5	40	ms
t <sub>BP</sub>	Byte Program Time		50	150	μs
t <sub>PP</sub>	Page Programming Time		1.4	6	ms



# GD25WD10E/05E

t <sub>SE</sub>	Sector Erase Time	120	500	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)	0.4	2	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)	0.6	3	S
	Chip Erase Time (GD25WD10E)	1.5	4	s
t <sub>CE</sub>	Chip Erase Time (GD25WD05E)	0.8	2	s

- 1. Typical value at  $T_A = 25^{\circ}C$ , VCC = 1.65-3.6V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



# GD25WD10E/05E

 $(T_A = -40^{\circ}C \sim 105^{\circ}C, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit.
<b>f</b>	Serial Clock Frequency For: all commands except			104	MHz
f <sub>C1</sub>	03H and 3BH, on 3.0~3.6V power supply			104	IVITIZ
f <sub>C2</sub>	Serial Clock Frequency For: all commands except			70	MHz
IC2	03H and 3BH, on 2.1~3.0V power supply			70	IVII IZ
f <sub>C3</sub>	Serial Clock Frequency For: all commands except			50	MHz
IC3	03H and 3BH, on 1.65~2.1V power supply			30	IVII IZ
f <sub>R1</sub>	Serial Clock Frequency For: Read (03H) ,Dual Output			80	MHz
IR1	(3BH), on 3.0 - 3.6V power supply			00	IVITIZ
f <sub>R2</sub>	Serial Clock Frequency For: Read (03H) ,Dual Output			60	MHz
IR2	(3BH), on 2.1 - 3.0V power supply			00	IVITIZ
f	Serial Clock Frequency For: Read (03H) ,Dual Output			40	MHz
f <sub>R3</sub>	(3BH), on 1.65 – 2.1V power supply			40	IVITZ
	Sovial Clock High Time	45%			no
tclh	Serial Clock High Time	(1/FcMax)			ns
4	Carriel Clask Law Tires	45%			
t <sub>CLL</sub>	Serial Clock Low Time	(1/FcMax)			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
tchsh	CS# Active Hold Time	10			ns
<b>t</b> shch	CS# Not Active Setup Time	10			ns
tchsl	CS# Not Active Hold Time	10			ns
tshsl	CS# High Time (Read/Write)	40			ns
tshqz	Output Disable Time			12	ns
t <sub>CLQX</sub>	Output Hold Time	0			ns
tоvсн	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
	Clock Low To Output Valid 2.7~3.6V			6	ns
tclqv	Clock Low To Output Valid 1.65V~2.7V			12	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic				
t <sub>RES1</sub>	Signature Read			0.1	μs
	CS# High To Standby Mode With Electronic Signature				
t <sub>RES2</sub>	Read			0.1	μs
t <sub>W</sub>	Write Status Register Cycle Time		5	40	ms
t <sub>BP</sub>	Byte Program Time		50	180	μs
t <sub>PP</sub>	Page Programming Time		1.4	6	ms
-1 1	J		•••		



# GD25WD10E/05E

t <sub>BE1</sub>	Block Erase Time (32K Bytes)	0.4	2.2	S
t <sub>BE2</sub>	Block Erase Time (64K Bytes)	0.6	3.5	s
	Chip Erase Time (GD25WD10E)	1.5	5	s
t <sub>CE</sub>	Chip Erase Time (GD25WD05E)	0.8	3	S

- 1. Typical value at  $T_A = 25^{\circ}\text{C}$ , VCC = 1.65-3.6V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



# GD25WD10E/05E

 $(T_A = -40^{\circ}C \sim 125^{\circ}C, VCC = 1.65 \sim 3.6V)$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency For: all commands except			104	MHz
f <sub>C1</sub>	03H and 3BH, on 3.0~3.6V power supply			104	IVITIZ
foo	Serial Clock Frequency For: all commands except			70	MHz
f <sub>C2</sub>	03H and 3BH, on 2.1~3.0V power supply			70	IVITIZ
f <sub>C3</sub>	Serial Clock Frequency For: all commands except			50	MHz
IC3	03H and 3BH, on 1.65~2.1V power supply			30	IVII IZ
f <sub>R1</sub>	Serial Clock Frequency For: Read (03H) ,Dual Output			80	MHz
IK1	(3BH), on 3.0 - 3.6V power supply			00	IVII IZ
f <sub>R2</sub>	Serial Clock Frequency For: Read (03H) ,Dual Output			60	MHz
IR2	(3BH), on 2.1 - 3.0V power supply			00	IVITIZ
f	Serial Clock Frequency For: Read (03H) ,Dual Output			40	MHz
f <sub>R3</sub>	(3BH), on 1.65 – 2.1V power supply			40	IVITZ
	Sovial Clark High Time	45%			no
tclh	Serial Clock High Time	(1/FcMax)			ns
4	Sorial Clark Law Time	45%			no
t <sub>CLL</sub>	Serial Clock Low Time	(1/FcMax)			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	10			ns
tcнsн	CS# Active Hold Time	10			ns
tsнсн	CS# Not Active Setup Time	10			ns
tchsl	CS# Not Active Hold Time	10			ns
tshsl	CS# High Time (Read/Write)	40			ns
<b>t</b> shqz	Output Disable Time			12	ns
t <sub>CLQX</sub>	Output Hold Time	0			ns
tovch	Data In Setup Time	4			ns
tchdx	Data In Hold Time	4			ns
	Clock Low To Output Valid 2.7~3.6V			6	ns
tclqv	Clock Low To Output Valid 1.65V~2.7V			12	ns
t <sub>WHSL</sub>	Write Protect Setup Time Before CS# Low	20			ns
t <sub>SHWL</sub>	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			0.1	μs
	CS# High To Standby Mode Without Electronic				
t <sub>RES1</sub>	Signature Read			0.1	μs
	CS# High To Standby Mode With Electronic Signature				
t <sub>RES2</sub>	Read			0.1	μs
t <sub>W</sub>	Write Status Register Cycle Time		5	40	ms
t <sub>BP</sub>	Byte Program Time		50	220	μs
t <sub>PP</sub>	Page Programming Time		1.4	6	ms
					ļ



# GD25WD10E/05E

t <sub>BE1</sub>	Block Erase Time (32K Bytes)	0.4	2.5	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)	0.6	4	s
,	Chip Erase Time (GD25WD10E)	1.5	6	s
t <sub>CE</sub>	Chip Erase Time (GD25WD05E)	8.0	4	s

- 1. Typical value at  $T_A = 25^{\circ}C$ , VCC = 1.65-3.6V.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

Figure 25. Input Timing




Figure 26. Output Timing






Figure 27. WP# Timing





#### 9 ORDERING INFORMATION



<sup>\*\*</sup>F grade has implemented additional test flows to ensure higher product quality than I grade.

#### 9.1 **Valid Part Numbers**

Please contact GigaDevice regional sales for the latest product selection and available form factors.

#### Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type	Packing Options
GD25WD10EK6IG	1Mbit	LISONG (4 2v4 2mm)	D
GD25WD05EK6IG	512Kbit	USON6 (1.2x1.2mm)	R
GD25WD10EKIG	1Mbit	LICONIO (4 Ev4 Emm)	D
GD25WD05EKIG	512Kbit	USON8 (1.5x1.5mm)	R
GD25WD10EEIG	1Mbit	LISONS (2v2mm)	R
GD25WD05EEIG	512Kbit	USON8 (3x2mm)	K
GD25WD10ETIG	1Mbit	CODO 450mil	T/V/D
GD25WD05ETIG	512Kbit	SOP8 150mil	T/Y/R

#### Temperature Range J: Industrial+ (-40°C to +105°C)

Product Number	Density	Package Type	Packing Options
GD25WD10EK6JG	1Mbit	USON6 (1.2x1.2mm)	R
GD25WD05EK6JG	512Kbit	030110 (1.2x1.211111)	K
GD25WD10EKJG	1Mbit	USON8 (1.5x1.5mm)	R
GD25WD05EKJG	512Kbit	030118 (1.3x1.311111)	K
GD25WD10EEJG	1Mbit	USON8 (3x2mm)	R
GD25WD05EEJG	512Kbit	USONO (SXZIIIII)	K
GD25WD10ETJG	1Mbit	SOP8 150mil	T/Y/R
GD25WD05ETJG	512Kbit	3076 15011111	1/1/15



# Temperature Range E: Industrial+ (-40°C to +125°C)

Product Number	Density	Package Type	Packing Options
GD25WD10EK6EG	1Mbit	USON6 (1.2x1.2mm)	R
GD25WD05EK6EG	512Kbit	030110 (1.281.211111)	IX.
GD25WD10EKEG	1Mbit	USON8 (1.5x1.5mm)	R
GD25WD05EKEG	512Kbit	030118 (1.3x1.311111)	IX.
GD25WD10EEEG	1Mbit	USON8 (3x2mm)	R
GD25WD05EEEG	512Kbit	USONO (SXZIIIII)	K
GD25WD10ETEG	1Mbit	SOP8 150mil	T/Y/R
GD25WD05ETEG	512Kbit	3076 15011111	1/1/1


# Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type	Packing Options
GD25WD10EK6FG	1Mbit	USON6 (1.2x1.2mm)	R
GD25WD05EK6FG	512Kbit	030110 (1.281.211111)	Ν
GD25WD10EKFG	1Mbit	USON8 (1.5x1.5mm)	R
GD25WD05EKFG	512Kbit	030118 (1.381.311111)	Ν
GD25WD10EEFG	1Mbit	USON8 (3x2mm)	R
GD25WD05EEFG	512Kbit	USONO (SXZIIIII)	Κ
GD25WD10ETFG	1Mbit	SOP8 150mil	T/Y/R
GD25WD05ETFG	512Kbit	3076 15011111	1/1/15



# 10 PACKAGE INFORMATION


# 10.1 Package USON6 (1.2x1.2mm)





Top View

Side View



**Bottom View** 

#### **Dimensions**

	mbol Jnit	A	<b>A</b> 1	b	D	E	С	е	٦	h
	Min	0.35	0.00	0.10	1.15	1.15	0.407	0.40	0.35	0.42
mm	Nom	-	0.02	0.15	1.20	1.20	0.127 REF	BSC	0.40	0.12 REF
	Max	0.40	0.05	0.20	1.25	1.25	REF	DSC	0.45	NEF


#### Note:


- 1. Coplanarity  $\leq$ 0.08mm. Package edge tolerance  $\leq$ 0.10mm.
- 2. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

GD25WD10E&05E-Rev1.0 40 November 2023




# 10.2 Package USON8 (1.5x1.5mm)





Top View

Side View



**Bottom View** 

#### **Dimensions**

Sy	mbol	^	A1	A2	А3	h	D	_	D1	E1	D2	E2			L1	К	K1	K2
U	Init	Α	AI	AZ	AS	b	D	_	וט	E1	DZ	EZ	е	_	LI	N.	K1	N2
	Min	0.40	0.00	0.22	0.407	0.13	1.40	1.40	0.20	0.05	0.60	1.20	0.40	0.15	0.06	0.20	0.10	0.15
mm	Nom	0.45	0.02	0.33 REF	0.127 REF	0.18	1.50	1.50	0.20 REF	0.05 REF	0.70	1.30	0.40 REF	0.20	0.06 REF	0.20 REF	0.10 REF	
	Max	0.50	0.05	KEF	KEF	0.25	1.60	1.60	KEF	KEF	0.80	1.40	KEF	0.25	KEF	KEF	KEF	KEF


#### Note:


- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

GD25WD10E&05E-Rev1.0 41 November 2023




# 10.3 Package USON8 (3x2mm)





Top View

Side View



**Bottom View** 

#### **Dimensions**

Symbol		^	A1		h	D	D1	Е	E1			1.4
U	Init	A	AI	С	b	D	וט		E1	е		L
	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	


#### Note:


- 1. The exposed metal pad area on the bottom of the package is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.
- 2. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 3. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.


GD25WD10E&05E-Rev1.0 42 November 2023




# 10.4 Package SOP8 150MIL









#### **Dimensions**

Symbol		^	A 4	A2	<b>L</b>		7	_	E1			1.4	L .	0
ι	Jnit	Α	A1	AZ	b	С	D	E	EI	е		L1	h	θ
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80	1.27	0.40	1.04	0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90				-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°

#### Note:

1. Both the package length and width do not include the mold flash.



# GD25WD10E/05E

# 11 REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial release	All	2023-11-19

**GD25WD10E/05E** 

# **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company according to the laws of the People's Republic of China and other applicable laws. The Company reserves all rights under such laws and no Intellectual Property Rights are transferred (either wholly or partially) or licensed (either expressly or impliedly). The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company does not assume any warranty or condition, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability, fitness for any particular purpose, noninfringement, or any warranty arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application and any product produced. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed or intended for use in, and no warranty is made respect to, any applications designed or intended for the operation of weaponry, nuclear equipment, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants etc.), pollution control or hazardous substances management, or other uses where failure to perform can reasonably be expected to result in personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice. And the company shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

GD25WD10E&05E-Rev1.0 45 November 2023