# GigaDevice Semiconductor Inc.

# GD32A490 Arm® Cortex®-M4 32-bit MCU

### **User Manual**

Revision 1.1

(Nov. 2023)



# **Table of Contents**

Table (	of Contents	2
List of	Figures	22
List of	Tables	30
1 Sv	stem and memory architecture	2/
_	-	
1.1.	Arm® Cortex®-M4 processor	
1.2.	System architecture	35
1.3.	Memory map	38
1.3	.1. Bit-banding	41
1.3.	.2. On-chip SRAM memory	41
1.3	.3. On-chip flash memory overview	42
1.4.	Boot configuration	42
	•	
1.5.	System configuration registers (SYSCFG)	
1.5.		
1.5.	3 ( = /	
1.5.	3 ( = ,	
1.5.	<b>5</b>	
1.5.	<b>3</b>	
1.5.	<b>5</b> ( = ,	
1.5.	.7. I/O compensation control register (SYSCFG_CPSCTL)	51
1.6.	Device electronic signature	52
1.6	.1. Memory density information	52
1.6	.2. Unique device ID (96 bits)	52
2. Fla	ash memory controller (FMC)	54
2.1.	Overview	54
2.2.	Characteristics	54
2.3.	Function overview	54
2.3	.1. Flash memory architecture	54
2.3	.2. Read operations	57
2.3.	.3. Unlock the FMC_CTL/FMC_OBCTLx register	57
2.3	.4. Page erase	57
2.3	.5. Sector erase	59
2.3	.6. Mass erase	60
2.3.	.7. Main flash programming	62
2.3.	.8. OTP block programming	63
2.3.	.9. Option byte modify	64

2.3.10	). Option byte description	64
2.3.11	Sector erase/program protection	66
2.3.12	2. DBUS read protection	67
2.3.13	3. Security protection	67
2.4. R	Register definition	69
2.4.1.	Wait state register (FMC_WS)	69
2.4.2.	Unlock key register (FMC_KEY)	69
2.4.3.	Option byte unlock key register (FMC_OBKEY)	70
2.4.4.	Status register (FMC_STAT)	70
2.4.5.	Control register (FMC_CTL)	71
2.4.6.	Option byte control register 0 (FMC_OBCTL0)	73
2.4.7.	Option byte control register 1 (FMC_OBCTL1)	74
2.4.8.	Page erase configuration register (FMC_PECFG)	75
2.4.9.	Unlock page erase key register (FMC_PEKEY)	76
2.4.10	Wait state enable register (FMC_WSEN)	76
2.4.11	l. Product ID register (FMC_PID)	76
3. Powe	er management unit (PMU)	78
3.1. O	Overview	78
3.2. C	Characteristics	78
3.3. F	unction overview	78
3.3.1.		
3.3.2.	•	
3.3.3.	·	
3.3.4.	·	
3.3.5.		
3.3.6.	Power saving modes	84
21 D	Register definition	07
3.4.1.		
3.4.2.	• • •	
	- ,	
4. Rese	et and clock unit (RCU)	91
4.1. R	Reset control unit (RCTL)	
4.1.1.		
4.1.2.	Function overview	91
4.2. C	Clock control unit (CCTL)	92
4.2.1.	Overview	92
4.2.2.	Characteristics	94
4.2.3.	Function overview	94
4.3. R	Register definition	100
4.3.1.		
4.3.2.		
	· · · · · · · · · · · · · · · · · · ·	

	4.3.3.	Clock configuration register 0 (RCU_CFG0)	104
	4.3.4.	Clock interrupt register (RCU_INT)	106
	4.3.5.	AHB1 reset register (RCU_AHB1RST)	109
	4.3.6.	AHB2 reset register (RCU_AHB2RST)	111
	4.3.7.	AHB3 reset register (RCU_AHB3RST)	112
	4.3.8.	APB1 reset register (RCU_APB1RST)	113
	4.3.9.	APB2 reset register (RCU_APB2RST)	116
	4.3.10	. AHB1 enable register (RCU_AHB1EN)	118
	4.3.11	. AHB2 enable register (RCU_AHB2EN)	121
	4.3.12	9 ( = ,	
	4.3.13	<b>3</b> ( <u>=</u> ,	
	4.3.14	,	
	4.3.15		
	4.3.16		
	4.3.17		
	4.3.18	, , ,	
	4.3.19	, ,	
	4.3.20		
	4.3.21	<b>3</b> ( <u>=</u> ,	
	4.3.22	, ,	
	4.3.23	• · · · · · · · · · · · · · · · · · · ·	
	4.3.24		
	4.3.25		
	4.3.26	9 ( = ,	
	4.3.27		
	4.3.28	3 ( = ,	
	4.3.29	,	
	4.3.30	,	
	4.3.31		
	4.3.32	. Deep-sleep mode voltage register (RCU_DSV)	149
5.	Cloc	k trim controller (CTC)	150
5	5.1. O	verview	150
-		haracteristics	
5		unction overview	
	5.3.1. 5.3.2.	Reference sync pulse generator  CTC trim counter	
	5.3.3.	Frequency evaluation and automatic trim process	
	5.3.4.	Software program guide	
5		egister definition	
	5.4.1.	Control register 0 (CTC_CTL0)	
	5.4.2.	Control register 1 (CTC_CTL1)	
	5.4.3.	Status register (CTC STAT)	156



5.4.4.	Interrupt clear register (CTC_INTC)	158
6. Interru	ıpt / event controller (EXTI)	160
	erview	
	aracteristics	
	errupts function overview	
6.4. Ext	ernal interrupt and event block diagram	164
6.5. Ext	ernal Interrupt and Event function overview	164
6.6. Re	gister definition	167
6.6.1.	Interrupt enable register (EXTI_INTEN)	167
6.6.2.	Event enable register (EXTI_EVEN)	167
6.6.3.	Rising edge trigger enable register (EXTI_RTEN)	168
6.6.4.	Falling edge trigger enable register (EXTI_FTEN)	168
6.6.5.	Software interrupt event register (EXTI_SWIEV)	168
6.6.6.	Pending register (EXTI_PD)	169
7. Gener	al-purpose and alternate-function I/Os (GPIO and AFIO)	170
	erview	
7.2. Ch	aracteristics	170
7.3. Fui	nction overview	170
7.3.1.	GPIO pin configuration	
7.3.2.	External interrupt / event lines	
7.3.3.	Alternate functions (AF)	
7.3.4.	Additional functions	
7.3.5.	Input configuration	173
7.3.6.	Output configuration	
7.3.7.	Analog configuration	
7.3.8.	Alternate function (AF) configuration	
7.3.9.	GPIO locking function	175
7.3.10.	GPIO single cycle toggle function	175
7.4. Re	gister definition	176
7.4.1.	Port control register (GPIOx_CTL, x = AI)	176
7.4.2.	Port output mode register (GPIOx_OMODE, x = AI)	178
7.4.3.	Port output speed register (GPIOx_OSPD, x = AI)	179
7.4.4.	Port pull-up / pull-down register (GPIOx_PUD, x = AI)	181
7.4.5.	Port input status register (GPIOx_ISTAT, x = AI)	183
7.4.6.	Port output control register (GPIOx_OCTL, x = AI)	183
7.4.7.	Port bit operate register (GPIOx_BOP, x = AI)	184
7.4.8.	Port configuration lock register (GPIOx_LOCK, x = AI)	184
7.4.9.	Alternate function selected register 0 (GPIOx_AFSEL0, x = AI)	185
7.4.10.	Alternate function selected register 1 (GPIOx_AFSEL1, x = AI)	186



7.4	4.11. Bit clear register (GPIOx_BC, x = AI)	187
7.4	4.12. Port bit toggle register (GPIOx_TG, x = AI)	187
8. Cy	yclic redundancy checks management unit (CRC)	189
8.1.	Overview	189
8.2.	Characteristics	189
8.3.	Function overview	190
8.4.	Register definition	191
8.4	4.1. Data register (CRC_DATA)	191
8.4	4.2. Free data register (CRC_FDATA)	191
8.4	4.3. Control register (CRC_CTL)	192
9. Tr	rue random number generator (TRNG)	193
9.1.	Overview	193
9.2.	Characteristics	193
9.3.	Function overview	193
9.3	3.1. Operation flow	194
9.3	3.2. Error flags	194
9.4.	Register definition	195
9.4	4.1. Control register (TRNG_CTL)	195
9.4	4.2. Status register (TRNG_STAT)	195
9.4	4.3. Data register (TRNG_DATA)	196
10.	Direct memory access controller (DMA)	198
10.1.	. Overview	198
10.2.	2. Characteristics	198
10.3.	Block diagram	199
10.4.	l. Function overview	200
10	0.4.1. Peripheral handshake	201
10	0.4.2. Data process	203
10	0.4.3. Address generation	208
10	0.4.4. Circular mode	209
10	0.4.5. Switch-buffer mode	209
10	0.4.6. Transfer flow controller	210
10	0.4.7. Transfer operation	210
10	0.4.8. Transfer finish	211
10	0.4.9. Channel configuration	213
10.5.	•	214
10	0.5.1. Flag	215
10	0.5.2. Exception	215
10	0.5.3. Error	216



10.6.	Register definition	
10.6.1.	Interrupt flag register 0 (DMA_INTF0)	218
10.6.2.	Interrupt flag register 1 (DMA_INTF1)	219
10.6.3.	Interrupt flag clear register 0 (DMA_INTC0)	220
10.6.4.	Interrupt flag clear register 1 (DMA_INTC1)	220
10.6.5.	Channel x control register (DMA_CHxCTL)	221
10.6.6.	Channel x counter register (DMA_CHxCNT)	225
10.6.7.	Channel x peripheral base address register (DMA_CHxPADDR)	225
10.6.8.	Channel x memory 0 base address register (DMA_CHxM0ADDR)	226
10.6.9.	Channel x memory 1 base address register (DMA_CHxM1ADDR)	227
10.6.10	Channel x FIFO control register (DMA_CHxFCTL)	227
11. lma	ge processing accelerator (IPA)	229
11.1.	Overview	229
11.2.	Characteristics	229
11.3.	Block diagram	230
11.4.	Function overview	230
11.4.1.	Conversion operation	
11.4.2.	Foreground and background LUT	232
11.4.3.	Foreground and background pixel channel extension (PCE)	233
11.4.4.	Blending	235
11.4.5.	Destination pixel channel compression (PCC)	236
11.4.6.	Inter-timer	237
11.4.7.	Line mark	238
11.4.8.	Transfer flow	238
11.4.9.	Configuration	239
11.5.	Interrupts	242
11.6.	Register definition	246
11.6.1.	Control register (IPA_CTL)	246
11.6.2.	Interrupt flag register (IPA_INTF)	248
11.6.3.	Interrupt flag clear register (IPA_INTC)	249
11.6.4.	Foreground memory base address register (IPA_FMADDR)	250
11.6.5.	Foreground line offset register (IPA_FLOFF)	250
11.6.6.	Background memory base address register (IPA_BMADDR)	251
11.6.7.	Background line offset register (IPA_BLOFF)	251
11.6.8.	Foreground pixel control register (IPA_FPCTL)	
11.6.9.	Foreground pixel value register (IPA_FPV)	253
11.6.10	. Background pixel control register (IPA_BPCTL)	254
11.6.11		
11.6.12	,	
11.6.13	, , , , , , , , , , , , , , , , , , , ,	
11.6.14	. Destination pixel control register (IPA_DPCTL)	257

11.6.	15. Destination pixel value register (IPA_DPV)	258
11.6.	16. Destination memory base address register (IPA_DMADDR)	261
11.6.	17. Destination line offset register (IPA_DLOFF)	262
11.6.	18. Image size register (IPA_IMS)	262
11.6.	19. Line mark register (IPA_LM)	263
11.6.	20. Inter-timer control register (IPA_ITCTL)	263
12. D	ebug (DBG)	265
12.1.	Overview	265
12.2.	JTAG/SW function overview	265
12.2.	Switch JTAG or SW interface	265
12.2.	2. Pin assignment	265
12.2.	JTAG daisy chained structure	266
12.2.	4. Debug reset	266
12.2.	5. JEDEC-106 ID code	266
12.3.	Debug hold function overview	266
12.3.		
12.3.		
12.4	• ,,	
<b>12.4.</b> 12.4.	Register definition	
12.4.		
12.4.	·	
12.4.	· · · · · · · · · · · · · · · · · · ·	
13. Pi	rogrammable current reference (IREF)	273
13.1.	Overview	273
13.2.	Characteristics	273
_		
13.3.	Function overview	
13.3.	5	
13.3.	2. User trimming	2/3
13.4.	Register definition	
13.4.	1. Control register (IREF_CTL)	274
14. A	nalog-to-digital converter (ADC)	275
14.1.	Overview	275
14.2.	Characteristics	275
14.3.	Pins and internal signals	276
14.4.	Function overview	277
14.4.		
14.4.	2. ADC clock	278
14.4.	3. ADCON enable	278

Routine sequence	
Operation modes	278
Conversion result threshold monitor function	281
Data storage mode	281
Sample time configuration	282
External trigger configuration	283
DMA request	283
Overflow detection	284
ADC internal channels	284
Battery voltage monitoring	285
Programmable resolution (DRES)	285
On-chip hardware oversampling	285
NDC sync mode	287
Free mode	
Routine parallel mode	289
Routine follow-up mode	
Use DMA in ADC sync mode	290
ADC interrunts	201
·	
· · · · · · · · · · · · · · · · · · ·	
• • •	
· · · · · · · · · · · · · · · · · · ·	
Routine sequence register 2 (ADC_RSQ2)	
• • •	
, ,	
Summary status register (ADC_SSTAT)	
,	
Sync routine data register (ADC_SYNCDATA)	305
al-to-analog converter (DAC)	306
/vel view	306
haracteristic	306
unction overview	307
DAC enable	307
DAC output buffer	307
DAC data configuration	
	Operation modes Conversion result threshold monitor function Data storage mode Sample time configuration External trigger configuration DMA request Overflow detection ADC internal channels Battery voltage monitoring Programmable resolution (DRES) On-chip hardware oversampling  ADC sync mode Free mode Routine parallel mode Routine follow-up mode Use DMA in ADC sync mode  ADC interrupts  Begister definition Status register (ADC_STAT) Control register 0 (ADC_CTL0) Control register 1 (ADC_SAMPT0) Sample time register 1 (ADC_SAMPT1) Watchdog low threshold register (ADC_WDLT) Routine sequence register 1 (ADC_RSQ1) Routine sequence register 1 (ADC_RSQ1) Routine sequence register (ADC_RDATA) Oversample control register (ADC_STATA) Oversample control register (ADC_STATA) Sync control register (ADC_STATA) Sync control register (ADC_SYNCCTL) Sync routine data register (ADC_SYNCCTL)

15.3.4.	DAC trigger	308
15.3.5.	DAC workflow	308
15.3.6.	DAC noise wave	308
15.3.7.	DAC output calculate	309
15.3.8.	DMA function	309
15.3.9.	DAC concurrent conversion	310
15.4. I	Register definition	311
15.4.1.	Control register (DAC_CTL)	311
15.4.2.	Software trigger register (DAC_SWT)	
15.4.3.	DAC0 12-bit right-aligned data holding register (DAC0_R12DH)	314
15.4.4.	DAC0 12-bit left-aligned data holding register (DAC0_L12DH)	314
15.4.5.	DAC0 8-bit right-aligned data holding register (DAC0_R8DH)	315
15.4.6.	DAC1 12-bit right-aligned data holding register (DAC1_R12DH)	315
15.4.7.	DAC1 12-bit left-aligned data holding register (DAC1_L12DH)	316
15.4.8.	DAC1 8-bit right-aligned data holding register (DAC1_R8DH)	316
15.4.9.	DAC concurrent mode 12-bit right-aligned data holding register (DACC_R12DH)	317
15.4.10	DAC concurrent mode 12-bit left-aligned data holding register (DACC_L12DH)	317
15.4.11.	DAC concurrent mode 8-bit right-aligned data holding register (DACC_R8DH)	318
15.4.12	DAC0 data output register (DAC0_DO)	318
15.4.13	DAC1 data output register (DAC1_DO)	319
15.4.14	Status register (DAC_STAT)	319
16. Wat	chdog timer (WDGT)	321
16.1. I	ree watchdog timer (FWDGT)	321
16.1.1.	Overview	321
16.1.2.	Characteristics	321
16.1.3.	Function overview	321
16.1.4.	Register definition	324
16.2. \	Nindow watchdog timer (WWDGT)	327
16.2.1.	Overview	327
16.2.2.	Characteristics	327
16.2.3.	Function overview	327
16.2.4.	Register definition	330
17. Rea	time clock (RTC)	332
17.1.	Overview	332
	Characteristics	
	unction overview	
17.3.1.	Block diagram	
17.3.1.	Clock source and prescalers	
17.3.2.	Shadow registers introduction	
17.3.3.	Configurable and field maskable alarm	
17.3.4.	Configurable and field maskable alarm	
17.0.0.	Comingariable periodic date warroup counter	

17.3.6.	RTC initialization and configuration	335
17.3.7.	Calendar reading	336
17.3.8.	Resetting the RTC	338
17.3.9.	RTC shift function	338
17.3.10.	RTC reference clock detection	339
17.3.11.	RTC coarse digital calibration	339
17.3.12.	RTC smooth digital calibration	340
17.3.13.	Time-stamp function	342
17.3.14.	Tamper detection	342
17.3.15.	Calibration clock output	343
17.3.16.	Alarm output	344
17.3.17.	1 3	
17.3.18.	RTC interrupts	344
17.4. R	egister definition	346
17.4.1.	Time register (RTC_TIME)	346
17.4.2.	Date register (RTC_DATE)	346
17.4.3.	Control register (RTC_CTL)	347
17.4.4.	Status register (RTC_STAT)	350
17.4.5.	Prescaler register (RTC_PSC)	352
17.4.6.	Wakeup timer register (RTC_WUT)	352
17.4.7.	Coarse calibration register (RTC_COSC)	353
17.4.8.	Alarm 0 time and date register (RTC_ALRM0TD)	354
17.4.9.	Alarm 1 time and date register (RTC_ALRM1TD)	355
17.4.10.	, , , , , , , , , , , , , , , , , , , ,	
17.4.11.	Sub second register (RTC_SS)	356
17.4.12.	3 ( = ,	
17.4.13.	1 0 ( = /	
17.4.14.	1 0 ( = /	
17.4.15.	Sub second of time stamp register (RTC_SSTS)	359
17.4.16.	High resolution frequency compensation register (RTC_HRFC)	
17.4.17.		
17.4.18.	• • • • • • • • • • • • • • • • • • • •	
17.4.19.	<b>3</b> ( <u>=</u> ,	
17.4.20.	Backup registers (RTC_BKPx) (x=019)	364
18. Time	r (TIMERx)	365
18.1. A	dvanced timer (TIMERx, x=0, 7)	366
18.1.1.	Overview	366
18.1.2.	Characteristics	366
18.1.3.	Function overview	367
18.1.4.	TIMERx registers(x=0, 7)	393
18.2. G	eneral level0 timer (TIMERx, x=1, 2, 3, 4)	420
18 2 1	Overview	420

18.2.2.	Characteristics	420
18.2.3.	Function overview	420
18.2.4.	TIMERx registers(x=1, 2, 3, 4)	435
18.3.	General level1 timer (TIMERx, x=8, 11)	461
18.3.1.	Overview	461
18.3.2.	Characteristics	461
18.3.3.	Function overview	462
18.3.4.	TIMERx registers(x=8, 11)	474
18.4.	General level2 timer (TIMERx, x=9, 10, 12, 13)	487
18.4.1.	Overview	487
18.4.2.	Characteristics	487
18.4.3.	Function overview	487
18.4.4.	TIMERx registers(x=9, 10, 12, 13)	495
<b>18.5.</b>	Basic timer (TIMERx, x=5, 6)	506
18.5.1.	Overview	506
18.5.2.	Characteristics	506
18.5.3.	Function overview	506
18.5.4.	TIMERx registers(x=5, 6)	511
19. Univ	versal synchronous/asynchronous receiver /transmitter (USART)	516
	Overview	
19.2.	Characteristics	516
	Characteristics	
<b>19.3</b> .	Function overview	517
<b>19.3.</b> 19.3.1.	Function overview  USART frame format	. <b> 517</b> 518
<b>19.3.</b> 19.3.1. 19.3.2.	Function overview  USART frame format  Baud rate generation	<b>517</b> 518 519
19.3. 1 19.3.1. 19.3.2. 19.3.3.	USART fransmitter	<b>517</b> 518 519
19.3. 19.3.1. 19.3.2. 19.3.3. 19.3.4.	USART transmitter	<b>517</b> 518 519 521
19.3. 1 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5.	USART frame format	<b>517</b> 518519519521
19.3. 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5. 19.3.6.	USART frame format USART frame format USART transmitter USART receiver Use DMA for data buffer access Hardware flow control	<b>517</b> 518 519 519 521 522
19.3. 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5. 19.3.6. 19.3.7.	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication	<b>517</b> 518 519 521 522 524
19.3. 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8.	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode	<b>517</b> 518 519 521 522 524 525
19.3. 19.3.1. 19.3.2. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.9.	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode  Synchronous mode	517 518 519 521 522 524 525
19.3. 19.3.1. 19.3.2. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.9. 19.3.10	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode  Synchronous mode  IrDA SIR ENDEC mode	517 518 519 521 522 524 525 526
19.3. 1 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.9. 19.3.10	USART frame format.  Baud rate generation.  USART transmitter.  USART receiver.  Use DMA for data buffer access.  Hardware flow control.  Multi-processor communication.  LIN mode.  Synchronous mode.  IrDA SIR ENDEC mode.  Half-duplex communication mode.	517 518 519 521 522 524 525 526 527 528
19.3. 19.3.1. 19.3.2. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode.  Synchronous mode.  IrDA SIR ENDEC mode  Half-duplex communication mode  Smartcard (ISO7816-3) mode	517 518 519 521 522 524 525 526 527 528 529
19.3. 1 19.3.1. 19.3.2. 19.3.3. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.9. 19.3.10	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode.  Synchronous mode.  IrDA SIR ENDEC mode  Half-duplex communication mode  Smartcard (ISO7816-3) mode	517 518 519 521 522 524 525 526 527 528 529
19.3. 19.3.1. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12 19.3.13	USART frame format	517 518 519 521 522 525 526 527 529 531
19.3. 19.3.1. 19.3.2. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12 19.3.13	USART frame format.  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode  Synchronous mode  IrDA SIR ENDEC mode  Half-duplex communication mode  Smartcard (ISO7816-3) mode  USART interrupts  Register definition  Status register 0 (USART_STAT0)	517 518 519 521 522 524 525 526 527 528 529 529 531
19.3. 19.3.1. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12 19.3.13	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode  Synchronous mode  IrDA SIR ENDEC mode  Half-duplex communication mode  Smartcard (ISO7816-3) mode  USART interrupts  Register definition  Status register 0 (USART_STAT0)  Data register (USART_DATA)	517 518 519 521 522 525 526 527 529 529 531 533
19.3. 19.3.1. 19.3.2. 19.3.4. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12 19.3.13 19.4. 1. 19.4.2. 19.4.3.	USART frame format	517 518 519 521 522 524 525 526 527 528 529 529 531 533
19.3. 19.3.1. 19.3.5. 19.3.6. 19.3.7. 19.3.8. 19.3.10 19.3.11 19.3.12 19.3.13	USART frame format  Baud rate generation  USART transmitter  USART receiver  Use DMA for data buffer access  Hardware flow control  Multi-processor communication  LIN mode  Synchronous mode  IrDA SIR ENDEC mode  Half-duplex communication mode  Smartcard (ISO7816-3) mode  USART interrupts  Register definition  Status register 0 (USART_STAT0)  Data register (USART_DATA)	517 518 519 521 522 525 526 527 529 529 531 533 535 535

19.4.6	6. Control register 2 (USART_CTL2)	539
19.4.7	7. Guard time and prescaler register (USART_GP)	541
19.4.8	3. Control register 3 (USART_CTL3)	542
19.4.9	Receiver timeout register (USART_RT)	543
19.4.	10. Status register 1 (USART_STAT1)	544
19.4.	11. Coherence control register (USART_CHC)	545
20. Int	er-integrated circuit interface (I2C)	547
20.1.	Overview	547
20.2.	Characteristics	547
20.3.	Function overview	547
20.3.	1. SDA and SCL lines	548
20.3.2	2. Data validation	549
20.3.3	3. START and STOP signal	549
20.3.4	4. Clock synchronization	549
20.3.	5. Arbitration	550
20.3.6	6. I2C communication flow	550
20.3.7	7. Programming model	551
20.3.8	3. SCL line stretching	560
20.3.9	9. Use DMA for data transfer	561
20.3.	10. Packet error checking	561
20.3.	11. SMBus support	561
20.3.	12. SAM_V support	563
20.3.	13. Status, errors and interrupts	563
20.4.	Register definition	565
20.4.	1. Control register 0 (I2C_CTL0)	565
20.4.2	0 ( = /	
20.4.3		
20.4.4	,	
20.4.	3 ( = /	
20.4.6	<b>3</b>	
20.4.7	• • • • • • • • • • • • • • • • • • • •	
20.4.8		
20.4.9		
20.4.	10. SAM control and status register (I2C_SAMCS)	574
21. Se	rial peripheral interface/Inter-IC sound (SPI/I2S)	576
21.1.	Overview	576
21.2.	Characteristics	
21.2.		
21.2.2	2. I2S characteristics	576
21.3.	SPI block diagram	577



21.4.	SPI signal description	577
21.4.1	Normal configuration (Not Quad-SPI Mode)	577
21.4.2	2. Quad-SPI configuration	578
21.5.	SPI function overview	578
21.5.1	3	
21.5.2	2. NSS function	579
21.5.3	B. SPI operation modes	581
21.5.4	I. DMA function	588
21.5.5	5. CRC function	588
21.6.	SPI interrupts	
21.6.1	3	
21.6.2	2. Error conditions	589
21.7.	I2S block diagram	590
21.8.	I2S signal description	591
21.9.	I2S function overview	591
21.9.1	l. I2S audio standards	591
21.9.2	2. I2S clock	599
21.9.3	3. Operation	600
21.9.4	I. DMA function	603
21.10.	I2S interrupts	604
21.10	.1. Status flags	604
21.10	.2. Error conditions	604
21.11.	Register definition	
21.11.	3 ( = /	
21.11.	3 ( = /	
21.11.	3. Status register (SPI_STAT)	609
21.11.	4. Data register (SPI_DATA)	610
21.11.		
21.11.		
21.11.		
21.11.	<b>3</b> ( <u>=</u> ,	
21.11.	9. I2S clock prescaler register (SPI_I2SPSC)	614
21.11.	.10. Quad-SPI mode control register (SPI_QCTL) of SPI5	615
22. Diç	gital camera interface (DCI)	617
22.1.	Overview	617
22.2.	Characteristics	617
22.3.	Block diagram	617
22.4.	Signal description	618
22.5.	Function overview	

22.5.1.	DCI hardware synchronization mode	618
22.5.2.	Embedded synchronization mode	619
22.5.3.	Capture data using snapshot or continuous capture modes	619
22.5.4.	Window function	620
22.5.5.	Pixel formats, data padding and DMA	620
22.6.	Interrupts	621
22.7.	Register definition	622
22.7.1.	Control register (DCI_CTL)	622
22.7.2.	Status register0 (DCI_STAT0)	623
22.7.3.	Status register1 (DCI_STAT1)	624
22.7.4.	Interrupt enable register (DCI_INTEN)	624
22.7.5.	Interrupt flag register (DCI_INTF)	625
22.7.6.	Interrupt flag clear register (DCI_INTC)	626
22.7.7.	Synchronization codes register (DCI_SC)	626
22.7.8.	Synchronization codes unmask register (DCI_SCUMSK)	627
22.7.9.	Cropping window start position register (DCI_CWSPOS)	627
22.7.10	Cropping window size register (DCI_CWSZ)	628
22.7.11	. DATA register (DCI_DATA)	628
23. TFT	-LCD interface (TLI)	630
23.1.	Overview	630
23.2.	Characteristics	630
	Characteristics  Block diagram	
23.3.	Block diagram	630
23.3. 23.4.	Block diagramSignal description	630 631
23.3. 23.4. 23.5.	Block diagramSignal description	630 631
23.3. 23.4. 23.5. 23.5.1.	Block diagram  Signal description  Function overview  LCD display timing	
23.3. 23.4. 23.5. 23.5.1. 23.5.2.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3.	Block diagram  Signal description  Function overview	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4.	Block diagram	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5.	Block diagram	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.	Block diagram  Signal description	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.	Block diagram	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.	Block diagram  Signal description	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function  Pixel formats  Layer window and blending function  Layer configuration reload  Dithering function  Interrupts  Register definition	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6. 23.6.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function  Pixel formats  Layer window and blending function  Layer configuration reload  Dithering function  Interrupts  Register definition	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6. 23.7. 23.7.1.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function  Pixel formats  Layer window and blending function  Layer configuration reload  Dithering function  Interrupts  Register definition  Synchronous pulse size register (TLI_SPSZ)  Back-porch size register (TLI_BPSZ)	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.6. 23.7. 23.7.1. 23.7.2.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function  Pixel formats  Layer window and blending function  Layer configuration reload  Dithering function  Interrupts  Register definition  Synchronous pulse size register (TLI_SPSZ)  Back-porch size register (TLI_BPSZ)  Active size register (TLI_ASZ)	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6. 23.7. 23.7.1. 23.7.2. 23.7.3.	Block diagram  Signal description  Function overview  LCD display timing  Pixel DMA function  Pixel formats  Layer window and blending function  Layer configuration reload  Dithering function  Interrupts  Register definition  Synchronous pulse size register (TLI_SPSZ)  Back-porch size register (TLI_BPSZ)  Active size register (TLI_ASZ)	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.  23.7. 23.7.1. 23.7.2. 23.7.3. 23.7.4.	Block diagram	
23.3. 23.4. 23.5. 23.5.1. 23.5.2. 23.5.3. 23.5.4. 23.5.5. 23.5.6.  23.7.1. 23.7.2. 23.7.3. 23.7.4. 23.7.5.	Block diagram	

23.7.9.	Interrupt flag register (TLI_INTF)	
23.7.10		
23.7.11.		
23.7.12	Current pixel position register (TLI_CPPOS)	643
23.7.13	0 ( = /	
23.7.14		
23.7.15	Layer x horizontal position parameters register (TLI_LxHPOS) (x = 0,1)	644
23.7.16	Layer x vertical position parameters register (TLI_LxVPOS) (x = 0,1)	645
23.7.17		
23.7.18	Layer x packeted pixel format register (TLI_LxPPF) (x = 0,1)	646
23.7.19		
23.7.20	Layer x default color register (TLI_LxDC) (x = 0,1)	647
23.7.21	Layer x blending register (TLI_LxBLEND) (x = 0,1)	647
23.7.22	Layer x frame base address register (TLI_LxFBADDR) (x = 0,1)	648
23.7.23	Layer x frame line length register (TLI_LxFLLEN) (x = 0,1)	649
23.7.24	Layer x frame total line number register (TLI_LxFTLN) (x = 0,1)	649
23.7.25	Layer x look up table register (TLI_LxLUT) (x = 0,1)	650
24. Seci	ure digital input/output interface (SDIO)	651
24.1. I	ntroduction	651
24.2.	Main features	651
	DIO bus topology	
	DIO functional description	
24.4.1.	·	
24.4.2.	APB2 interface	658
24.5.	Card functional description	660
24.5.1.	Card registers	660
24.5.2.	Commands	661
24.5.3.	Responses	672
24.5.4.	Data packets format	676
24.5.5.	Two status fields of the card	677
24.6. F	Programming sequence	684
24.6.1.	Card identification	684
24.6.2.	No data commands	686
24.6.3.	Single block or multiple block write	686
24.6.4.	Single block or multiple block read	687
24.6.5.	Stream write and stream read (MMC only)	688
24.6.6.	Erase	690
24.6.7.	Bus width selection	691
24.6.8.	Protection management	691
24.6.9.	Card Lock/Unlock operation	692
24.7	Specific operations	694

24.7.1.	SD I/O specific operations	694
24.7.2.	CE-ATA specific operations	697
24.8.	SDIO registers	699
24.8.1.	•	
24.8.2.		
24.8.3.	Command argument register (SDIO_CMDAGMT)	701
24.8.4.	Command control register (SDIO_CMDCTL)	701
24.8.5.	Command index response register (SDIO_RSPCMDIDX)	703
24.8.6.		
24.8.7.	Data timeout register (SDIO_DATATO)	704
24.8.8.	Data length register (SDIO_DATALEN)	704
24.8.9.	Data control register (SDIO_DATACTL)	705
24.8.10	D. Data counter register (SDIO_DATACNT)	706
24.8.11	I. Status register (SDIO_STAT)	707
24.8.12	2. Interrupt clear register (SDIO_INTC)	708
24.8.13	3. Interrupt enable register (SDIO_INTEN)	709
24.8.14	4. FIFO counter register (SDIO_FIFOCNT)	711
24.8.15	5. FIFO data register (SDIO_FIFO)	712
25. Ext	ernal memory controller (EXMC)	713
	Overview	
25.2.	Characteristics	713
25.3.	Function overview	713
25.3.1.	Block diagram	713
25.3.2.	Basic regulation of EXMC access	714
25.3.3.	External device address mapping	715
25.3.4.	NOR/PSRAM controller	719
25.3.5.	NAND flash or PC card controller	740
25.3.6.	SDRAM controller	746
25.4.	Register definition	758
25.4.1.	NOR/PSRAM controller registers	758
25.4.2.	NAND flash/PC card controller registers	762
25.4.3.	SDRAM controller registers	768
25.4.4.	SQPI-PSRAM controller registers	775
26. Cor	ntroller area network (CAN)	779
	Overview	
	Characteristics	
	Function overview	
26.3.1.	3	
26.3.2.		
26.3.3.	Data transmission	/82

26.3.4.	Data reception	784
26.3.5.	Filtering function	785
26.3.6.	Time-triggered communication	788
26.3.7.	Communication parameters	789
26.3.8.	Error flags	790
26.3.9.	CAN interrupts	791
26.4. F	Register definition	793
26.4.1.	Control register (CAN_CTL)	793
26.4.2.	Status register (CAN_STAT)	794
26.4.3.	Transmit status register (CAN_TSTAT)	796
26.4.4.	Receive message FIFO0 register (CAN_RFIFO0)	799
26.4.5.	Receive message FIFO1 register (CAN_RFIFO1)	799
26.4.6.	Interrupt enable register (CAN_INTEN)	800
26.4.7.	Error register (CAN_ERR)	802
26.4.8.	Bit timing register (CAN_BT)	803
26.4.9.	Transmit mailbox identifier register (CAN_TMIx) (x = 02)	804
26.4.10	Transmit mailbox property register (CAN_TMPx) (x = 02)	804
26.4.11.	Transmit mailbox data0 register (CAN_TMDATA0x) (x = 02)	805
26.4.12	Transmit mailbox data1 register (CAN_TMDATA1x) (x = 02)	806
26.4.13	Receive FIFO mailbox identifier register (CAN_RFIFOMIx) (x = 0,1)	806
26.4.14	Receive FIFO mailbox property register (CAN_RFIFOMPx) (x = 0,1)	807
26.4.15	Receive FIFO mailbox data0 register (CAN_RFIFOMDATA0x) (x = 0,1)	807
26.4.16	Receive FIFO mailbox data1 register (CAN_RFIFOMDATA1x) (x = 0,1)	808
26.4.17	Filter control register (CAN_FCTL) (Just for CAN0)	808
26.4.18	Filter mode configuration register (CAN_FMCFG) (Just for CAN0)	809
26.4.19	Filter scale configuration register (CAN_FSCFG) (Just for CAN0)	809
26.4.20	Filter associated FIFO register (CAN_FAFIFO) (Just for CAN0)	810
26.4.21	Filter working register (CAN_FW) (Just for CAN0)	810
26.4.22	Filter x data y register (CAN_FxDATAy) (x = 027, y = 0,1) (Just for CAN0)	811
27. Ethe	rnet (ENET)	812
27.1.	Overview	812
27.2.	Characteristics	812
27.2.1.	Block diagram	
27.2.2.	MAC 802.3 Ethernet packet description	
27.2.3.	Ethernet signal description	
27.3. F	unction overview	816
27.3.1.	Interface configuration	
27.3.2.	MAC function overview	
27.3.3.	DMA controller description	
27.3.4.	MAC statistics counters: MSC	
27.3.5.	Wake up management: WUM	
27.3.6.	Precision time protocol: PTP	



2	27.3.7.	Example for a typical configuration flow of Ethernet	.864
2	27.3.8.	Ethernet interrupts	.865
27.	4. R	egister definition	868
2	27.4.1.	MAC configuration register (ENET_MAC_CFG)	
2	27.4.2.	MAC frame filter register (ENET_MAC_FRMF)	.870
2	27.4.3.	MAC hash list high register (ENET_MAC_HLH)	.872
2	27.4.4.	MAC hash list low register (ENET_MAC_HLL)	.873
2	27.4.5.	MAC PHY control register (ENET_MAC_PHY_CTL)	
2	27.4.6.	MAC PHY data register (ENET_MAC_PHY_DATA)	.874
2	27.4.7.	MAC flow control register (ENET_MAC_FCTL)	.874
2	27.4.8.	MAC VLAN tag register (ENET_MAC_VLT)	.876
2	27.4.9.	MAC remote wakeup frame filter register (ENET_MAC_RWFF)	.877
2	27.4.10.	MAC wakeup management register (ENET_MAC_WUM)	.877
2	27.4.11.	MAC debug register (ENET_MAC_DBG)	.878
2	27.4.12.	MAC interrupt flag register (ENET_MAC_INTF)	.880
2	27.4.13.	MAC interrupt mask register (ENET_MAC_INTMSK)	.881
2	27.4.14.	MAC address 0 high register (ENET_MAC_ADDR0H)	.882
2	27.4.15.	MAC address 0 low register (ENET_MAC_ADDR0L)	.882
2	27.4.16.	MAC address 1 high register (ENET_MAC_ADDR1H)	.883
2	27.4.17.	MAC address 1 low register (ENET_MAC_ADDR1L)	.884
2	27.4.18.	MAC address 2 high register (ENET_MAC_ADDR2H)	.884
2	27.4.19.	MAC address 2 low register (ENET_MAC_ADDR2L)	.885
2	27.4.20.	MAC address 3 high register (ENET_MAC_ADDR3H)	.885
2	27.4.21.	MAC address 3 low register (ENET_MAC_ADDR3L)	.886
2	27.4.22.	MAC flow control threshold register (ENET_MAC_FCTH)	.886
2	27.4.23.	MSC control register (ENET_MSC_CTL)	.887
2	27.4.24.	MSC receive interrupt flag register (ENET_MSC_RINTF)	.888
2	27.4.25.	MSC transmit interrupt flag register (ENET_MSC_TINTF)	.889
2	27.4.26.	MSC receive interrupt mask register (ENET_MSC_RINTMSK)	.890
2	27.4.27.	MSC transmit interrupt mask register (ENET_MSC_TINTMSK)	.890
2	27.4.28.	MSC transmitted good frames after a single collision counter register	
(	ENET_N	MSC_SCCNT)	.891
2	27.4.29.	MSC transmitted good frames after more than a single collision counter register	
(	ENET_N	MSC_MSCCNT)	.892
2	27.4.30.	MSC transmitted good frames counter register (ENET_MSC_TGFCNT)	.892
2	27.4.31.	MSC received frames with CRC error counter register (ENET_MSC_RFCECNT)	.893
2	27.4.32.	MSC received frames with alignment error counter register (ENET_MSC_RFAECNT).	.893
2	27.4.33.	MSC received good unicast frames counter register (ENET_MSC_RGUFCNT)	.894
2	27.4.34.	PTP time stamp control register (ENET_PTP_TSCTL)	.894
2	27.4.35.	PTP subsecond increment register (ENET_PTP_SSINC)	.897
2	27.4.36.	PTP time stamp high register (ENET_PTP_TSH)	.897
2	27.4.37.	PTP time stamp low register (ENET_PTP_TSL)	.897
2	27.4.38.	PTP time stamp update high register (ENET_PTP_TSUH)	.898



27.4.3	9. PTP time stamp update low register (ENET_PTP_TSUL)	898
27.4.4	0. PTP time stamp addend register (ENET_PTP_TSADDEND)	899
27.4.4	1. PTP expected time high register (ENET_PTP_ETH)	899
27.4.4	PTP expected time low register (ENET_PTP_ETL)	900
27.4.4	PTP time stamp flag register (ENET_PTP_TSF)	900
27.4.4	4. PTP PPS control register (ENET_PTP_PPSCTL)	901
27.4.4	• • = = ,	
27.4.4	6. DMA transmit poll enable register (ENET_DMA_TPEN)	903
27.4.4	7. DMA receive poll enable register (ENET_DMA_RPEN)	904
27.4.4	8. DMA receive descriptor table address register (ENET_DMA_RDTADDR)	905
27.4.4	DMA transmit descriptor table address register (ENET_DMA_TDTADDR)	905
27.4.5		
27.4.5	1. DMA control register (ENET_DMA_CTL)	909
27.4.5	2. DMA interrupt enable register (ENET_DMA_INTEN)	912
27.4.5	<ol><li>DMA missed frame and buffer overflow counter register (ENET_DMA_MFBOCNT)</li></ol>	)914
27.4.5	4. DMA receive state watchdog counter register (ENET_DMA_RSWDC)	915
27.4.5	5. DMA current transmit descriptor address register (ENET_DMA_CTDADDR)	915
27.4.5	6. DMA current receive descriptor address register (ENET_DMA_CRDADDR)	916
27.4.5		
27.4.5	8. DMA current receive buffer address register (ENET_DMA_CRBADDR)	917
28. Un	iversal serial bus full-speed interface (USBFS)	918
28.1.	Overview	918
28.2.	Characteristics	918
28.3.	Block diagram	919
28.4.	Signal description	919
28.5.	Function overview	919
28.5.1	. USBFS clocks and working modes	919
28.5.2	USB host function	921
28.5.3	USB device function	923
28.5.4	OTG function overview	924
28.5.5	Data FIFO	925
28.5.6	Operation guide	928
28.6.	Interrupts	932
28.7.	Register definition	934
28.7.1	. USBFS global registers	934
28.7.2	Host control and status registers	955
28.7.3	5	
28.7.4	Power and clock control register (USBFS_PWRCLKCTL)	990
29. Un	iversal serial bus high-speed interface (USBHS)	992
29.1.	Overview	992



	29.2.	Characteristics	992
	29.3.	Block diagram	993
	29.4.	Signal description	993
	29.5.	Function overview	993
	29.5.1	. USBHS PHY selection, clocks and working modes	993
	29.5.2	USB host function	997
	29.5.3	USB device function	999
	29.5.4	OTG function overview	1001
	29.5.5	. Data FIFO	1002
	29.5.6	DMA function	1005
	29.5.7	. Operation guide	1006
	29.6.	Interrupts	1012
	29.7.	Register definition	1014
	29.7.1	. USBHS global registers	1014
	29.7.2	. Host control and status registers	1036
	29.7.3	Device control and status registers	1049
	29.7.4	Power and clock control register (USBHS_PWRCLKCTL)	1077
3	0 Ray	vision history	1079



# **List of Figures**

Figure 1-1. The structure of the Cortex®-M4 processor	34
Figure 1-2. The system architecture of GD32A490xx devices	37
Figure 2-1. Process of page erase operation	59
Figure 2-2. Process of sector erase operation	60
Figure 2-3. Process of mass erase operation	61
Figure 2-4. Process of program operation	63
Figure 3-1. Power supply overview	79
Figure 3-2. Waveform of the POR / PDR	81
Figure 3-3. Waveform of the BOR	
Figure 3-4. Waveform of the LVD threshold	83
Figure 4-1. The system reset circuit	92
Figure 4-2. Clock tree	
Figure 4-3. HXTAL clock source	95
Figure 4-4. HXTAL clock source in bypass mode	95
Figure 5-1. Block diagram of CTC	151
Figure 5-2. CTC trim counter	
Figure 6-1. Block diagram of EXTI	
Figure 7-1. Basic structure of a standard I / O	
Figure 7-2. Basic structure of Input configuration	
Figure 7-3. Basic structure of Output configuration	173
Figure 7-4. Basic structure of Analog configuration	174
Figure 7-5. Basic structure of Alternate function configuration	
Figure 8-1. Block diagram of CRC calculation unit	
Figure 9-1. TRNG block diagram	
Figure 10-1. Block diagram of DMA	
Figure 10-2. Data stream for three transfer modes	
Figure 10-3. Handshake mechanism	
Figure 10-4. Data packing/unpacking when PWIDTH = '00'	
Figure 10-5. Data packing/unpacking when PWIDTH = '01'	208
Figure 10-6. Data packing/unpacking when PWIDTH = '10'	
Figure 10-7. DMA operation of switch-buffer mode	210
Figure 10-8. System connection of DMA0 and DMA1	
Figure 11-1. IPA block diagram	
Figure 11-2. Pixel extension from 'RGB888' to 'ARGB8888'	
Figure 11-3. Pixel extension from 'RGB565' to 'ARGB8888'	
Figure 11-4. Pixel extension from 'ARGB1555' or 'ARGB4444' to 'ARGB8888'	
Figure 11-5. Pixel compression	
Figure 11-6. Inter timer operation	
Figure 11-7. System connection of IPA	245
Figure 14-1. ADC module block diagram	277



Figure 14-2. Single operation mode	
Figure 14-3. Continuous operation mode	
Figure 14-4. Scan operation mode, continuous disable	280
Figure 14-5. Scan operation mode, continuous enable	280
Figure 14-6. Discontinuous operation mode	281
Figure 14-7. Data storage mode of 12-bit resolution	282
Figure 14-8. Data storage mode of 10-bit resolution	282
Figure 14-9. Data storage mode of 8-bit resolution	282
Figure 14-10. Data storage mode of 8-bit resolution	282
Figure 14-11. 20-bit to 16-bit result truncation	286
Figure 14-12. Numerical example with 5-bits shift and rounding	287
Figure 14-13. ADC sync block diagram	288
Figure 14-14. Routine parallel mode on 16 channels	289
Figure 14-15. Routine follow-up mode on 1 channel in continuous operation mode	290
Figure 15-1. DAC block diagram	307
Figure 15-2. DAC LFSR algorithm	309
Figure 15-3. DAC triangle noise wave	309
Figure 16-1. Free watchdog timer block diagram	322
Figure 16-2. Window watchdog timer block diagram	327
Figure 16-3. Window watchdog timing diagram	328
Figure 17-1. Block diagram of RTC	333
Figure 18-1. Advanced timer block diagram	367
Figure 18-2. Timing chart of internal clock divided by 1	368
Figure 18-3. Timing chart of PSC value change from 0 to 2	369
Figure 18-4. Timing chart of up counting mode, PSC=0/2	370
Figure 18-5. Timing chart of up counting mode, change TIMERx_CAR on the go	370
Figure 18-6. Timing chart of down counting mode, PSC=0/2	371
Figure 18-7. Timing chart of down counting mode, change TIMERx_CAR on the go	372
Figure 18-8. Center-aligned counter timechart	373
Figure 18-9. Repetition timechart for center-aligned counter	374
Figure 18-10. Repetition timechart for up-counter	374
Figure 18-11. Repetition timechart for down-counter	375
Figure 18-12. Channel input capture principle	376
Figure 18-13. Output-compare under three modes	378
Figure 18-14. EAPWM timechart	379
Figure 18-15. CAPWM timechart	379
Figure 18-16. Complementary output with dead-time insertion.	382
Figure 18-17. Output behavior in response to a break(The break high active)	383
Figure 18-18. Counter behavior with Cl0FE0 polarity non-inverted in mode 2	
Figure 18-19. Counter behavior with Cl0FE0 polarity inverted in mode 2	384
Figure 18-20. Hall sensor is used to BLDC motor	385
Figure 18-21. Hall sensor timing between two timers	386
Figure 18-22. Restart mode	
Figure 18-23. Pause mode	387



Figure 18-24. Event mode	388
Figure 18-25. Single pulse mode, TIMERx_CHxCV = 4, TIMERx_CAR=99	. 389
Figure 18-26. Timer0 master/slave mode timer example	. 390
Figure 18-27. Triggering TIMER0 and TIMER2 with TIMER2's CI0 input	. 391
Figure 18-28. General Level 0 timer block diagram	. 421
Figure 18-29. Timing chart of internal clock divided by 1	. 422
Figure 18-30. Timing chart of PSC value change from 0 to 2	. 423
Figure 18-31. Timing chart of up counting mode, PSC=0/2	. 424
Figure 18-32. Timing chart of up counting mode, change TIMERx_CAR ongoing	. 424
Figure 18-33. Timing chart of down counting mode, PSC=0/2	. 425
Figure 18-34. Timing chart of down counting mode, change TIMERx_CAR ongoing	. 426
Figure 18-35. Timing chart of center-aligned counting mode	. 427
Figure 18-36. Channel input capture principle	. 428
Figure 18-37. Output-compare under three modes	. 430
Figure 18-38. EAPWM timechart	. 431
Figure 18-39. CAPWM timechart	. 431
Figure 18-40. Restart mode	. 433
Figure 18-41. Pause mode	. 433
Figure 18-42. Event mode	. 434
Figure 18-43. General level1 timer block diagram	. 462
Figure 18-44. Timing chart of internal clock divided by 1	. 463
Figure 18-45. Timing chart of PSC value change from 0 to 2	. 464
Figure 18-46. Timing chart of up counting mode, PSC=0/2	. 465
Figure 18-47. Timing chart of up counting mode, change TIMERx_CAR ongoing	. 465
Figure 18-48. Channel input capture principle	. 466
Figure 18-49. Output-compare under three modes	. 468
Figure 18-50. EAPWM timechart	. 469
Figure 18-51. CAPWM timechart	. 469
Figure 18-52. Restart mode	. 471
Figure 18-53. Pause mode	. 471
Figure 18-54. Event mode	. 472
Figure 18-55. Single pulse mode TIMERx_CHxCV = 4 TIMERx_CAR=99	. 473
Figure 18-56. General level2 timer block diagram	. 488
Figure 18-57. Timing chart of internal clock divided by 1	. 488
Figure 18-58. Timing chart of PSC value change from 0 to 2	. 489
Figure 18-59. Timing chart of up counting mode, PSC=0/2	. 490
Figure 18-60. Timing chart of up counting mode, change TIMERx_CAR ongoing	. 490
Figure 18-61. Channel input capture principle	. 491
Figure 18-62. Output-compare under three modes	. 493
Figure 18-63. Basic timer block diagram	. 506
Figure 18-64. Timing chart of internal clock divided by 1	. 507
Figure 18-65. Timing chart of PSC value change from 0 to 2	. 508
Figure 18-66. Timing chart of up counting mode, PSC=0/2	. 509
Figure 18-67. Up-counter timechart, change TIMERx_CAR on the go	509



Figure 19-1. USART module block diagram	. 518
Figure 19-2. USART character frame (8 bits data and 1 stop bit)	. 518
Figure 19-3. USART transmit procedure	. 520
Figure 19-4. Receiving a frame bit by oversampling method (OSB=0)	. 521
Figure 19-5. Configuration step when use DMA for USART transmission	. 523
Figure 19-6. Configuration step when use DMA for USART reception	. 524
Figure 19-7. Hardware flow control between two USARTs	. 524
Figure 19-8. Hardware flow control	. 525
Figure 19-9. Break frame occurs during idle state	. 526
Figure 19-10. Break frame occurs during a frame	. 527
Figure 19-11. Example of USART in synchronous mode	. 527
Figure 19-12. 8-bit format USART synchronous waveform (CLEN=1)	. 528
Figure 19-13. IrDA SIR ENDEC module	. 528
Figure 19-14. IrDA data modulation	. 529
Figure 19-15. ISO7816-3 frame format	. 530
Figure 19-16. USART interrupt mapping diagram	. 532
Figure 20-1. I2C module block diagram	. 548
Figure 20-2. Data validation	. 549
Figure 20-3. START and STOP signal	. 549
Figure 20-4. Clock synchronization	. 550
Figure 20-5. SDA line arbitration	. 550
Figure 20-6. I2C communication flow with 7-bit address	. 551
Figure 20-7. I2C communication flow with 10-bit address (Master Transmit)	. 551
Figure 20-8. I2C communication flow with 10-bit address (Master Receive)	. 551
Figure 20-9. Programming model for slave transmitting (10-bit address mode)	. 553
Figure 20-10. Programming model for slave receiving (10-bit address mode)	. 554
Figure 20-11. Programming model for master transmitting (10-bit address mode)	. 556
Figure 20-12. Programming model for master receiving using Solution A (10-bit address mode)	. 558
Figure 20-13. Programming model for master receiving mode using solution B (10-bit address	
mode)	. 559
Figure 21-1. Block diagram of SPI	. 577
Figure 21-2. SPI timing diagram in normal mode	. 579
Figure 21-3. SPI timing diagram in Quad-SPI mode (CKPL=1, CKPH=1, LF=0)	. 579
Figure 21-4. A typical Full-duplex connection	. 582
Figure 21-5. A typical simplex connection (Master: Receive, Slave: Transmit)	. 582
Figure 21-6. A typical simplex connection (Master: Transmit only, Slave: Receive)	. 582
Figure 21-7. A typical bidirectional connection	. 583
Figure 21-8. Timing diagram of TI master mode with discontinuous transfer	. 585
Figure 21-9. Timing diagram of TI master mode with continuous transfer	. 585
Figure 21-10. Timing diagram of TI slave mode	. 585
Figure 21-11. Timing diagram of quad write operation in Quad-SPI mode	. 586
Figure 21-12. Timing diagram of quad read operation in Quad-SPI mode	. 587
Figure 21-13. Block diagram of I2S	. 590
Figure 21-14. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)	. 592



Figure 21-15. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)	592
Figure 21-16. I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)	592
Figure 21-17. I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)	592
Figure 21-18. I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)	592
Figure 21-19. I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)	593
Figure 21-20. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)	593
Figure 21-21. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)	593
Figure 21-22. MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)	593
Figure 21-23. MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)	594
Figure 21-24. MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)	594
Figure 21-25. MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)	594
Figure 21-26. MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)	594
Figure 21-27. MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)	594
Figure 21-28. MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)	594
Figure 21-29. MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)	595
Figure 21-30. LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)	595
Figure 21-31. LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)	595
Figure 21-32. LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)	595
Figure 21-33. LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)	596
Figure 21-34. PCM standard short frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=0, CKPL=0)	596
Figure 21-35. PCM standard short frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=0, CKPL=1)	596
Figure 21-36. PCM standard short frame synchronization mode timing diagram (DTLEN=10,	
CHLEN=1, CKPL=0)	596
Figure 21-37. PCM standard short frame synchronization mode timing diagram (DTLEN=10,	
CHLEN=1, CKPL=1)	596
Figure 21-38. PCM standard short frame synchronization mode timing diagram (DTLEN=01,	
CHLEN=1, CKPL=0)	597
Figure 21-39. PCM standard short frame synchronization mode timing diagram (DTLEN=01,	
CHLEN=1, CKPL=1)	597
Figure 21-40. PCM standard short frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=1, CKPL=0)	597
Figure 21-41. PCM standard short frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=1, CKPL=1)	597
Figure 21-42. PCM standard long frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=0, CKPL=0)	597
Figure21-43. PCM standard long frame synchronization mode timing diagram (DTLEN=00,	557
CHLEN=0, CKPL=1)	5QQ
Figure 21-44. PCM standard long frame synchronization mode timing diagram (DTLEN=10,	338
CHLEN=1, CKPL=0)	502
Figure 21-45. PCM standard long frame synchronization mode timing diagram (DTLEN=10,	330
CHLEN=1, CKPL=1)	E00
Figure 21-46. PCM standard long frame synchronization mode timing diagram (DTLEN=01,	336
r igule 2 1-70. Foly stanuaru long frame Synthionization mode tilling diagram (DTLENEU),	



CHLEN=1, CKPL=0)	598
Figure 21-47. PCM standard long frame synchronization mode timing diagram (DTLEN=01,	
CHLEN=1, CKPL=1)	598
Figure 21-48. PCM standard long frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=1, CKPL=0)	599
Figure 21-49. PCM standard long frame synchronization mode timing diagram (DTLEN=00,	
CHLEN=1, CKPL=1)	599
Figure 21-50. Block diagram of I2S clock generator	599
Figure 22-1. DCI module block diagram	617
Figure 22-2. Hardware synchronization mode	618
Figure 22-3. Hardware synchronization mode: JPEG format supporting	619
Figure 23-1. TLI module block diagram	631
Figure 23-2. Display timing diagram	632
Figure 23-3. Block diagram of Blending	634
Figure 24-1. SDIO "no response" and "no data" operations	652
Figure 24-2. SDIO multiple blocks read operation	653
Figure 24-3. SDIO multiple blocks write operation	653
Figure 24-4. SDIO sequential read operation	653
Figure 24-5. SDIO sequential write operation	654
Figure 24-6. SDIO block diagram	654
Figure 24-7. Command Token Format	661
Figure 24-8. Response Token Format	673
Figure 24-9. 1-bit data bus width	676
Figure 24-10. 4-bit data bus width	676
Figure 24-11. 8-bit data bus width	677
Figure 24-12. Read wait control by stopping SDIO_CLK	695
Figure 24-13. Read wait operation using SDIO_DAT[2]	695
Figure 24-14. Function2 read cycle inserted during function1 multiple read cycle	696
Figure 24-15. Read Interrupt cycle timing	696
Figure 24-16. Write interrupt cycle timing	697
Figure 24-17. Multiple block 4-Bit read interrupt cycle timing	697
Figure 24-18. Multiple block 4-Bit write interrupt cycle timing	697
Figure 24-19. The operation for command completion disable signal	698
Figure 25-1. The EXMC block diagram	714
Figure 25-2. EXMC memory banks	715
Figure 25-3. Four regions of bank0 address mapping	716
Figure 25-4. NAND/PC card address mapping	717
Figure 25-5. Diagram of bank1 common space	717
Figure 25-6. SDRAM address mapping	718
Figure 25-7. Mode 1 read access	723
Figure 25-8. Mode 1 write access	723
Figure 25-9. Mode A read access	724
Figure 25-10. Mode A write access	725
Figure 25-11. Mode 2/B read access	726



Figure 25-12. Mode 2 write access	. 727
Figure 25-13. Mode B write access	. 727
Figure 25-14. Mode C read access	. 728
Figure 25-15. Mode C write access	. 729
Figure 25-16. Mode D read access	. 730
Figure 25-17. Mode D write access	. 731
Figure 25-18. Multiplex mode read access	
Figure 25-19. Multiplex mode write access	. 732
Figure 25-20. Read access timing diagram under async-wait signal assertion	. 734
Figure 25-21. Write access timing diagram under async-wait signal assertion	. 734
Figure 25-22. Read timing of synchronous multiplexed burst mode	. 736
Figure 25-23. Write timing of synchronous multiplexed burst mode	. 737
Figure 25-24. SPI-PSRAM access	
Figure 25-25. SQPI-PSRAM access	
Figure 25-26. QPI-PSRAM access	. 740
Figure 25-27. Access timing of common memory space of NAND flash or PC card controller	. 742
Figure 25-28. Access to none "NCE don't care" NAND Flash	. 744
Figure 25-29. SDRAM controller block diagram	. 748
Figure 25-30. Burst read operation	. 751
Figure 25-31. Data sampling clock delay chain	
Figure 25-32. Burst write operation	
Figure 25-33. Read access when FIFO not hit (BRSTRD=1, CL=2, SDCLK=2, PIPED=2)	
Figure 25-34. Read access when FIFO hit (BRSTRD=1)	. 754
Figure 25-35. Cross boundary read operation	
Figure 25-36. Cross boundary write operation	. 755
Figure 25-37. Process for self-refresh entry and exit	
Figure 25-38. Process for power-down entry and exit	. 757
Figure 26-1. CAN module block diagram	. 780
Figure 26-2. Transmission register	. 782
Figure 26-3. State of transmit mailbox	. 783
Figure 26-4. Reception register	. 784
Figure 26-5. 32-bit filter	. 786
Figure 26-6. 16-bit filter	. 786
Figure 26-7. 32-bit mask mode filter	. 786
Figure 26-8. 16-bit mask mode filter	. 786
Figure 26-9. 32-bit list mode filter	. 786
Figure 26-10. 16-bit list mode filter	. 786
Figure 26-11. The bit time	. 790
Figure 26-12. ENET module block diagram	
Figure 26-13. MAC / Tagged MAC frame format	
Figure 26-14. Station management interface signals	
Figure 26-15. Media independent interface signals	
Figure 26-16. Reduced media-independent interface signals	. 820
Figure 26-19. Descriptor ring and chain structure	. 833





Figure 26-20. Transmit descriptor in normal mode	
Figure 26-21. Transmit descriptor in enhanced mode	844
Figure 26-22. Receive descriptor in normal mode	
Figure 26-23. Receive descriptor in enhanced mode	854
Figure 26-17. Wakeup frame filter register	859
Figure 26-18. System time update using the fine correction method	861
Figure 26-24. MAC interrupt scheme	866
Figure 26-25. Ethernet interrupt scheme	867
Figure 26-26. Wakeup frame filter register	877
Figure 28-1. USBFS block diagram	919
Figure 28-2. Connection with host or device mode	920
Figure 28-3. Connection with OTG mode	921
Figure 28-4. State transition diagram of host port	921
Figure 28-5. HOST mode FIFO space in SRAM	926
Figure 28-6. Host mode FIFO access register map	926
Figure 28-7. Device mode FIFO space in SRAM	927
Figure 28-8. Device mode FIFO access register map	928
Figure 29-1. USBHS block diagram	993
Figure 29-2. Connection using internal embedded PHY with host or device mode	995
Figure 29-3. Connection using internal embedded PHY with OTG mode	996
Figure 29-4. Connection using external ULPI PHY	997
Figure 29-5. State transition diagram of host port	997
Figure 29-6. HOST mode FIFO space in SRAM	1002
Figure 29-7. Host mode FIFO access register map	1003
Figure 29-8. Device mode FIFO space in SRAM	1004
Figure 29-9. Device mode FIFO access register map	1004



# **List of Tables**

Table 1-1. The interconnection relationship of the AHB interconnect matrix	35
Table 1-2. Memory map of GD32A490xx devices	38
Table 1-3. Boot modes	42
Table 2-1. GD32A490xx base address and size for flash memory	54
Table 2-2. The partition of 1M bytes flash memory when DBS = 1	56
Table 2-3. Option byte	64
Table 2-4. WP0/WP1 bit for sectors protected	67
Table 3-1. Power saving mode summary	86
Table 4-1. Clock output 0 source select	98
Table 4-2. Clock output 1 source select	98
Table 4-3. 1.2V domain voltage selected in deep-sleep mode	98
Table 6-1. NVIC exception types in Cortex®-M4	161
Table 6-2. Interrupt vector table	161
Table 6-3. EXTI source	165
Table 7-1. GPIO configuration table	171
Table 10-1. Transfer mode	200
Table 10-2. Peripheral requests to DMA0	202
Table 10-3. Peripheral requests to DMA1	
Table 10-4. CNT configuration	204
Table 10-5. FIFO counter critical value configuration rules	
Table 10-6. DMA interrupt events	214
Table 11-1. IPA conversion mode	231
Table 11-2. Foreground and background CLUT pixel format	232
Table 11-3. Foreground and background pixel format	233
Table 11-4. Alpha channel value modulation	235
Table 11-5. Destination pixel format	236
Table 11-6. IPA interrupt events	243
Table 12-1. Pin assignment	266
Table 14-1. ADC internal input signals	276
Table 14-2. ADC input pins definition	276
Table 14-3. External trigger modes	283
Table 14-4. External trigger source for ADC	283
Table 14-5. t <sub>CONV</sub> timings depending on resolution	285
Table 14-6. Maximum output results vs N and M Grayed values indicates truncation	287
Table 14-7. ADC sync mode table	288
Table 15-1. DAC I/O description	307
Table 15-2. External triggers of DAC	
Table 16-1. Min/max FWDGT timeout period at 32 kHz (IRC32K)	
Table 16-2. Min / max timeout value at 60 MHz (f <sub>PCLK1</sub> )	329
Table 17-1 RTC power saving mode management	344



Table 17-2 RTC interrupts control	344
Table 18-1. Timers (TIMERx) are divided into five sorts	365
Table 18-2. Complementary outputs controlled by parameters	381
Table 18-3. Counting direction in different quadrature decoder mode	384
Table 18-4. Slave mode examples	386
Table 18-5. Slave mode examples	432
Table 18-6. Slave mode examples	470
Table 19-1. Description of USART important pins	517
Table 19-2. Configuration of stop bits	518
Table 19-3. USART interrupt requests	532
Table 20-1. Definition of I2C-bus terminology (refer to the I2C specification of Philips	
semiconductors)	548
Table 20-2. Event status flags	563
Table 20-3. Error flags	564
Table 21-1. SPI signal description	577
Table 21-2. Quad-SPI signal description	578
Table 21-3. NSS function in slave mod	580
Table 21-4. NSS function in master mod	580
Table 21-5. SPI operation modes	581
Table 21-6. SPI interrupt requests	590
Table 21-7. I2S bitrate calculation formulas	599
Table 21-8. Audio sampling frequency calculation formulas	600
Table 21-9. Direction of I2S interface signals for each operation mode	600
Table 21-10. I2S interrupt	605
Table 22-1. PINs used by DCI	618
Table 22-2. Memory view in byte padding mode	620
Table 22-3. Memory view in half-word padding mode	621
Table 22-4. Status/Error flags	621
Table 23-1. Pins of display interface provided by TLI	631
Table 23-2. Supported pixel formats	633
Table 23-3. Status flags	635
Table 23-4. Error flags	635
Table 24-1. SDIO I/O definitions	655
Table 24-2. Command format	661
Table 24-3. Card command classes (CCCs)	662
Table 24-4. Basic commands (class 0)	664
Table 24-5. Block-Oriented read commands (class 2)	666
Table 24-6. Stream read commands (class 1) and stream write commands (class 3)	667
Table 24-7. Block-Oriented write commands (class 4)	667
Table 24-8. Erase commands (class 5)	
Table 24-9. Block oriented write protection commands (class 6)	
Table 24-10. Lock card (class 7)	669
Table 24-11. Application-specific commands (class 8)	669
Table 24-12 I/O mode commands (class 9)	670



Table 24-13. Switch function commands (class 10)	. 672
Table 24-14. Response R1	. 673
Table 24-15. Response R2	. 674
Table 24-16. Response R3	
Table 24-17. Response R4 for MMC	. 674
Table 24-18. Response R4 for SD I/O	. 674
Table 24-19. Response R5 for MMC	. 675
Table 24-20. Response R5 for SD I/O	. 675
Table 24-21. Response R6	. 675
Table 24-22. Response R7	. 676
Table 24-23. Card status	. 678
Table 24-24. SD status	. 680
Table 24-25. Performance move field	. 682
Table 24-26. AU_SIZE field	. 682
Table 24-27. Maximum AU size	. 683
Table 24-28. Erase size field	. 683
Table 24-29. Erase timeout field	. 683
Table 24-30. Erase offset field	. 684
Table 24-31. Lock card data structure	. 692
Table 24-32. SDIO_RESPx register at different response type	. 703
Table 25-1. SDRAM mapping	. 718
Table 25-2. NOR flash interface signals description	. 719
Table 25-3. PSRAM non-muxed signal description	. 720
Table 25-4. SQPI-PSRAM signal description	. 720
Table 25-5. EXMC bank 0 supports all transactions	. 720
Table 25-6. NOR / PSRAM controller timing parameters	. 721
Table 25-7. EXMC_timing models	. 722
Table 25-8. Mode 1 related registers configuration	. 723
Table 25-9. Mode A related registers configuration	. 725
Table 25-10. Mode 2/B related registers configuration	. 727
Table 25-11. Mode C related registers configuration	. 729
Table 25-12. Mode D related registers configuration	. 731
Table 25-13. Multiplex mode related registers configuration	. 733
Table 25-14. Timing configurations of synchronous multiplexed read mode	. 736
Table 25-15. Timing configurations of synchronous multiplexed write mode	. 737
Table 25-16. SPI/QPI interface	. 738
Table 25-17. 8-bit or 16-bit NAND interface signal	. 741
Table 25-18. 16-bit PC card interface signal	. 741
Table 25-19. Bank1/2/3 of EXMC support the memory and access mode	. 741
Table 25-20. NAND flash or PC card programmable parameters	. 742
Table 25-21. SDRAM command truth table	. 748
Table 25-22. IO definition of SDRAM controller	. 749
Table 26-1. 32-bit filter number	. 787
Table 26-2. Filtering index	. 787





Table 26-3. CAN Event / Interrupt flags	792
Table 26-3. Ethernet signals (MII mode)	815
Table 26-3. Ethernet signals (RMII mode)	815
Table 26-4. Clock range	817
Table 26-5. Rx interface signal encoding	819
Table 26-6. Destination address filtering table	825
Table 26-7. Source address filtering table	826
Table 26-8. Error status decoding in Receive Descriptor0, only used for normal desc	riptor (DFM=0)
	851
Table 26-9. Supported time stamp snapshot with PTP register configuration	896
Table 28-1. USBFS signal description	919
Table 28-2. USBFS global interrupt	932
Table 29-1. USBHS signal description	993
Table 29-2. USBHS supported speeds	
Table 29-3. USBHS global interrupt	1012
Table 30-1. Revision history	1079



#### 1. System and memory architecture

The devices of GD32A490xx series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M4 processor. The Arm® Cortex®-M4 processor includes three AHB buses known as I-Code, D-Code and System buses. All memory accesses of the Arm® Cortex®-M4 processor are executed on the three buses according to the different purposes and the target memory spaces. The memory organization uses a Harvard architecture, pre-defined memory map and up to 4 GB of memory space, making the system flexible and extendable.

#### 1.1. Arm® Cortex®-M4 processor


The Cortex®-M4 processor is a 32-bit processor that possesses floating point arithmetic functionality, low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M4 processor suitable for market products that require microcontrollers with high performance and low power consumption. The Cortex®-M4 processor is based on the ARMv7 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations, DSP and floating point instructions. Some system peripherals listed below are also provided by Cortex®-M4:

- Internal Bus Matrix connected with I-Code bus, D-Code bus, System bus, Private Peripheral Bus (PPB) and debug accesses.
- Nested Vectored Interrupt Controller (NVIC).
- Flash Patch and Breakpoint (FPB).
- Data Watchpoint and Trace (DWT).
- Instrumentation Trace Macrocell (ITM).
- Serial Wire JTAG Debug Port (SWJ-DP).
- Trace Port Interface Unit (TPIU).
- Memory Protection Unit (MPU).
- Floating Point Unit (FPU).

<u>Figure 1-1. The structure of the Cortex®-M4 processor</u> shows the Cortex®-M4 processor block diagram. For more information, refer to the Arm® Cortex®-M4 Technical Reference Manual.

Figure 1-1. The structure of the Cortex®-M4 processor





#### 1.2. System architecture

A 32-bit multilayer bus is implemented in the GD32A490xx devices, which enables parallel access paths between multiple masters and slaves in the system. The multilayer bus consists of an AHB interconnect matrix, two AHB buses and two APB buses. The interconnection relationship of the AHB interconnect matrix is shown below. In the following table, "1" indicates the corresponding master is able to access the corresponding slave through the AHB interconnect matrix, while the blank means the corresponding master cannot access the corresponding slave through the AHB interconnect matrix.

Table 1-1. The interconnection relationship of the AHB interconnect matrix

	IBUS	DBUS	SBUS	DMA0M	DMA0P	DMA1M	DMA1P	ENET	TLI	USBHS	IPA
FMC-I	1										
FMC-D		1		1		1	1	1	1	1	1
TCMSRAM		1									
SRAM0	1	1	1	1		1	1	1	1	1	1



	IBUS	DBUS	SBUS	DMA0M	DMA0P	DMA1M	DMA1P	ENET	TLI	USBHS	IPA
SRAM1			1	1		1	1	1	1	1	1
SRAM2			1	1		1	1	1	1	1	1
ADDSRAM	1	1	1	1		1	1	1	1	1	1
EXMC	1	1	1	1		1	1	1	1	1	1
AHB1			1		1		1				
AHB2			1			1	1				
APB1			1		1	1	1				
APB2			1		1	1	1				


As is shown above, there are eleven masters connected with the AHB interconnect matrix, including IBUS, DBUS, SBUS, DMA0M, DMA0P, DMA1M, DMA1P, ENET, TLI, USBHS and IPA. IBUS is the instruction bus of the Cortex®-M4 core, which is used for instruction/vector fetches from the Code region (0x0000 0000 ~ 0x1FFF FFFF). DBUS is the data bus of the Cortex®-M4 core, which is used for loading/storing data and also for debugging access of the Code region. Similarly, SBUS is the system bus of the Cortex®-M4 core, which is used for instruction/vector fetches, data loading/storing and debugging access of the system regions. The System regions include the internal SRAM region and the Peripheral region. DMA0M and DMA1M are the memory buses of DMA0 and DMA1 respectively. DMA0P and DMA1P are the peripheral buses of DMA0 and DMA1 respectively. ENET is the Ethernet. TLI is the TFT LCD interface. USBHS is the high-speed USB. And IPA is the image processing accelerator.

There are also twelve slaves connected with the AHB interconnect matrix, including FMC-I, FMC-D, TCMSRAM, SRAM0, SRAM1, SRAM2, ADDSRAM, EXMC, AHB1, AHB2, APB1 and APB2. FMC-I is the instruction bus of the flash memory controller, while FMC-D is the data bus of the flash memory controller. TCMSRAM is the tightly-coupled memory SRAM, which can be accessed only by the DBUS. SRAM0, SRAM1 and SRAM2 are on-chip static random access memories. ADDSRAM is the additional SRAM, which is available only in some particular GD32A490xx devices. EXMC is the external memory controller. AHB1 and AHB2 are the two AHB buses connected with all of the AHB slaves, while APB1 and APB2 are the two APB buses connected with all of the APB slaves.

The system architecture of GD32A490xx devices is shown in the <u>Figure 1-2. The system</u> <u>architecture of GD32A490xx devices</u>.



Figure 1-2. The system architecture of GD32A490xx devices





### 1.3. Memory map

The Arm® Cortex®-M4 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. The instruction code and data are both located in the same memory address space but in different address ranges. Program memory, data memory, registers and I / O ports are organized within the same linear 4-Gbyte address space which is the maximum address range of the Cortex®-M4 since the bus address width is 32-bit. Additionally, a pre-defined memory map is provided by the Cortex®-M4 processor to reduce the software complexity of repeated implementation of different device vendors. In the map, some regions are used by the Arm® Cortex®-M4 system peripherals which can not be modified. However, the other regions are available to the vendors. *Table 1-2. Memory map of GD32A490xx devices* shows the memory map of the GD32A490xx series devices, including Code, SRAM, peripheral, and other pre-defined regions. Almost each peripheral is allocated 1KB of space. This allows simplifying the address decoding for each peripheral.

Table 1-2. Memory map of GD32A490xx devices

Pre-defined Regions	Bus	Address	Peripherals
Estamal.		0xC000 0000 - 0xDFFF FFFF	EXMC - SDRAM
External Device		0xA000 1000 - 0xBFFF FFFF	Reserved
Device	AHB	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
	matrix	0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External	matrix	0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
RAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR / PSRAM / SRAM
		0x5006 0C00 - 0x5FFF FFFF	Reserved
		0x5006 0800 - 0x5006 0BFF	TRNG
	AHB2	0x5005 0400 - 0x5006 07FF	Reserved
		0x5005 0000 - 0x5005 03FF	DCI
		0x5004 0000 - 0x5004 FFFF	Reserved
		0x5000 0000 - 0x5003 FFFF	USBFS
		0x4008 0000 - 0x4FFF FFFF	Reserved
		0x4004 0000 - 0x4007 FFFF	USBHS
Peripheral		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	IPA
		0x4002 A000 - 0x4002 AFFF	Reserved
	AHB1	0x4002 8000 - 0x4002 9FFF	ENET
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	DMA1
		0x4002 6000 - 0x4002 63FF	DMA0
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	BKPSRAM



Pre-defined									
Regions	Bus	Address	Peripherals						
		0x4002 3C00 - 0x4002 3FFF	FMC						
		0x4002 3800 - 0x4002 3BFF	RCU						
		0x4002 3400 - 0x4002 37FF	Reserved						
		0x4002 3000 - 0x4002 33FF	CRC						
		0x4002 2400 - 0x4002 2FFF	Reserved						
		0x4002 2000 - 0x4002 23FF	GPIOI						
		0x4002 1C00 - 0x4002 1FFF	GPIOH						
		0x4002 1800 - 0x4002 1BFF	GPIOG						
		0x4002 1400 - 0x4002 17FF	GPIOF						
		0x4002 1000 - 0x4002 13FF	GPIOE						
		0x4002 0C00 - 0x4002 0FFF	GPIOD						
		0x4002 0800 - 0x4002 0BFF	GPIOC						
		0x4002 0400 - 0x4002 07FF	GPIOB						
		0x4002 0000 - 0x4002 03FF	GPIOA						
		0x4001 6C00 - 0x4001 FFFF	Reserved						
		0x4001 6800 - 0x4001 6BFF	TLI						
		0x4001 5800 - 0x4001 67FF	Reserved						
		0x4001 5400 - 0x4001 57FF	SPI5						
	ADDO	0x4001 5000 - 0x4001 53FF	SPI4/I2S4						
		0x4001 4C00 - 0x4001 4FFF	Reserved						
		0x4001 4800 - 0x4001 4BFF	TIMER10						
		0x4001 4400 - 0x4001 47FF	TIMER9						
		0x4001 4000 - 0x4001 43FF	TIMER8						
		0x4001 3C00 - 0x4001 3FFF	EXTI						
		0x4001 3800 - 0x4001 3BFF	SYSCFG						
	APB2	0x4001 3400 - 0x4001 37FF	SPI3 / I2S3						
		0x4001 3000 - 0x4001 33FF	SPI0 / I2S0						
		0x4001 2C00 - 0x4001 2FFF	SDIO						
		0x4001 2400 - 0x4001 2BFF	Reserved						
		0x4001 2000 - 0x4001 23FF	ADC						
		0x4001 1800 - 0x4001 1FFF	Reserved						
		0x4001 1400 - 0x4001 17FF	USART5						
		0x4001 1000 - 0x4001 13FF	USART0						
		0x4001 0800 - 0x4001 0FFF	Reserved						
		0x4001 0400 - 0x4001 07FF	TIMER7						
		0x4001 0000 - 0x4001 03FF	TIMER0						
		0x4000 C800 - 0x4000 FFFF	Reserved						
	APB1	0x4000 C400 - 0x4000 C7FF	IREF						
		0x4000 8000 - 0x4000 C3FF	Reserved						



Pre-defined			
Regions	Bus	Address	Peripherals
		0x4000 7C00 - 0x4000 7FFF	UART7
		0x4000 7800 - 0x4000 7BFF	UART6
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	стс
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Reserved
		0x4000 5C00 - 0x4000 5FFF	I2C2
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0BFF	TIMER3
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
		0x200B 0000 - 0x3FFF FFFF	Reserved
	A1.15	0x2003 0000 - 0x200A FFFF	ADDSRAM (512KB)
SRAM	AHB	0x2002 0000 - 0x2002 FFFF	SRAM2 (64KB)
	matrix	0x2001 C000 - 0x2001 FFFF	SRAM1 (16KB)
		0x2000 0000 - 0x2001 BFFF	SRAM0 (112KB)
0-4	AHB	0x1FFF C010 - 0x1FFF FFFF	Reserved
Code	matrix	0x1FFF C000 - 0x1FFF C00F	Option bytes (Bank 0)



Pre-defined Regions	Bus	Address	Peripherals		
		0x1FFF 7A10 - 0x1FFF BFFF	Reserved		
		0x1FFF 7800 - 0x1FFF 7A0F	OTP (512B)		
		0x1FFF 0000 - 0x1FFF 77FF	Boot loader (30KB)		
		0x1FFE C010 - 0x1FFE FFFF	Reserved		
		0x1FFE C000 - 0x1FFE C00F	Option bytes (Bank 1)		
		0x1001 0000 - 0x1FFE BFFF	Reserved		
		0x1000 0000 - 0x1000 FFFF	TCMSRAM (64KB)		
				0x0830 0000 - 0x0FFF FFFF	Reserved
		0x0800 0000 - 0x082F FFFF	Main Flash (3072KB)		
		0x0000 0000 - 0x07FF FFFF	Aliased to the boot device		

#### 1.3.1. Bit-banding

In order to reduce the time of read-modify-write operations, the Cortex®-M4 processor provides a bit-banding function to perform a single atomic bit operation. The memory map includes two bit-band regions. These occupy the SRAM and Peripherals respectively. These bit-band regions map each word in an alias region of memory to a bit in a bit-band region of memory.

A mapping formula shows how to reference each word in the alias region to a corresponding bit, or target bit, in the bit-band region. The mapping formula is:

where:

- bit\_word\_addr is the address of the word in the alias memory region that maps to the targeted bit.
- bit\_band\_base is the starting address of the alias region.
- byte\_offset is the number of the byte in the bit-band region that contains the targeted bit.
- bit\_number is the bit position (0-7) of the targeted bit.

For example, to access bit 7 of address 0x2000 0200, the bit-band alias is:

bit\_word\_addr = 
$$0x2200\ 0000 + (0x200 * 32) + (7 * 4) = 0x2200\ 401C$$
 (1-2)

Writing to address 0x2200 401C will cause bit 7 of address 0x2000 0200 change while a read to address 0x2200 401C will return 0x01 or 0x00 according to the value of bit 7 at the SRAM address 0x2000 0200.

#### 1.3.2. On-chip SRAM memory

The devices of GD32A490xx series contain up to 256KB of on-chip SRAM, 4KB of backup



SRAM and 512KB additional SRAM. All of them support byte, half-word (16 bits), and word (32 bits) accesses. The on-chip SRAM is divided into four blocks, including SRAM0 (112KB), SRAM1 (16KB), SRAM2 (64KB), and TCMSRAM (64KB). SRAM0, SRAM1, SRAM2 can be accessed by almost all AHB masters, while TCMSRAM (tightly-coupled memory SRAM) can be accessed only by the data bus of the Cortex®-M4 core. The backup SRAM (BKPSRAM) is implemented in the backup domain, which can keep its content even when the VDD power supply is down. The additional SRAM (ADDSRAM) is available only in some particular GD32A490xx devices. Thanks to the AHB interconnect matrix, the SRAM blocks mentioned above can be accessed by different AHB masters concurrently. For example, the USBHS can access SRAM1 while the CPU is accessing SRAM0.

#### 1.3.3. On-chip flash memory overview

The devices provide high density on-chip flash memory, which is organized as follows:

- Up to 3072KB of main flash memory.
- Up to 30KB of information blocks for the boot loader.
- Up to 512B of OTP (one-time programmable) memory.
- Option bytes to configure the device.

Refer to Flash Memory Controller (FMC) Chapter for more details.

### 1.4. Boot configuration

The GD32A490xx devices provide three kinds of boot sources which can be selected by the BOOT0 and BOOT1 pins. The details are shown in the following table. The value on the two pins is latched on the 4th rising edge of CK\_SYS after a reset. It is up to the user to set the BOOT0 and BOOT1 pins after a power-on reset or a system reset to select the required boot source. Once the two pins have been sampled, they are free and can be used for other purposes.

Table 1-3. Boot modes

Selected boot source	Boot mode selection pins					
Geleuted Boot Source	Boot1	Boot0				
Main Flash Memory	x	0				
Boot loader	0	1				
On-chip SRAM	1	1				

After power-on sequence or a system reset, the Arm® Cortex®-M4 processor fetches the top-of-stack value from address 0x0000 0000 and the base address of boot code from 0x0000 0004 in sequence. Then, it starts executing code from the base address of boot code.

The corresponding memory space of the selected boot source is aliased in the boot memory space which begins at the address 0x0000 0000. When the on-chip SRAM is selected as the boot source, in the application initialization code, you have to relocate the vector table in



SRAM using the NVIC exception table and the offset register. When the main flash memory is selected to be the boot source, the memory space beginning at the address 0x0800 0000 is aliased in the boot memory space. Since either Bank 0 or Bank 1 of the main flash memory can be mapped at address 0x0800 0000 according to the configuration of the FMC\_SWP bit in the register SYSCFG\_CFG0 (refer to Configuration register 0 (SYSCFG\_CFG0) for more details), the device can either boot from Bank 0 or from Bank 1.

In order to enable boot bank function, the BB bit in the option bytes has to be set. When this bit is set and the main flash memory is selected as the boot source, the device can boot from the boot loader, and the boot loader jumps to execute the code in Bank 1 of the main flash memory. In the application initialization code, you have to relocate the vector table to the Bank 1 base address by using the NVIC exception table and the offset register.

The boot loader is programmed by GigaDevice during production, which is used to reprogram the main flash memory. In GD32A490xx devices, the boot loader can be activated through USART0 (PA9 and PA10), USART2 (PB10 and PB11, or PC10 and PC11) and USBFS(PA9, PA10, PA11 and PA12).



## 1.5. System configuration registers (SYSCFG)

SYSCFG base address: 0x4001 3800


### 1.5.1. Configuration register 0 (SYSCFG\_CFG0)

Address offset: 0x00

Reset value: 0x0000 000X (X indicates BOOT\_MODE[1:0] may be any value according to

the BOOT0 and BOOT1 pins)

This register has to be accessed by word (32-bit).



Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:10	EXMC_SWP[1:0]	EXMC memory mapping swap
		These bits control the address mapping swap among the memories in EXMC.
		00: No memory mapping swap
		01: SDRAM Bank 0 and Bank 1 are swapped with NAND Bank 1 and PC CARD.
		Then, SDRAM Bank 0 and Bank 1 are mapped at the address region from 0x8000
		0000 to 0x9FFF FFFF, NAND Bank 1 is mapped at the address from 0xC000 0000
		to 0xCFFF FFFF, and PC CARD is mapped at the address from 0xD000 0000 to
		0xDFFF FFFF.
		Other configurations are reserved.
9	Reserved	Must be kept at reset value.
8	FMC_SWP	FMC memory mapping swap
		This bit controls the address mapping swap between Bank 0 and Bank 1 of the Main
		Flash.
		0: Main Flash Bank 0 is mapped at address 0x0800 0000 and Main Flash Bank 1 is
		mapped at address 0x0810 0000
		1: Main Flash Bank 1 is mapped at address 0x0800 0000 and Main Flash Bank 0 is
		mapped at address 0x0810 0000
7:3	Reserved	Must be kept at reset value
2:0	BOOT_MODE	Boot mode (Refer to Boot configuration for details)
	[2:0]	These bits select the device accessible at address 0x0000 0000. After reset, they



take the initial value from the BOOT0 and BOOT1 pins according to the following table.

воот1	BOOT0	The reset value of BOOT_MODE[2:0]	The system will boot from
x	0	000	Main Flash Memory
0	1	001	Boot loader
1	1	011	On-chip SRAM

More devices can be selected by software configuration. Once these bits are written by software, the BOOT0 and BOOT1 pins are ignored.

000: Main Flash memory (0x0800 0000~0x08FF FFFF) is mapped at address 0x0000 0000

001: Boot loader (0x1FFF 0000 $\sim$ 0x1FFF 7FFF) is mapped at address 0x0000 0000 010: SRAM / NOR 0 and 1 of EXMC (0x6000 0000 $\sim$ 0x67FF FFFF) is mapped at address 0x0000 0000

011: SRAM0 of on-chip SRAM (0x2000 0000~0x2001 BFFF) is mapped at address 0x0000 0000

100: SDRAM Device0 of EXMC (0xC000 0000~0xC7FF FFFF) is mapped at address 0x0000 0000

Other configurations are reserved.


**Note**: Even when mapped at address 0x0000 0000, the related memory is still accessible at its original memory space.

#### 1.5.2. Configuration register 1 (SYSCFG\_CFG1)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23	ENET_PHY_SEL	Ethernet PHY selection
		This bit selects the PHY interface for the Ethernet MAC.
		This bit must be configured while the Ethernet MAC is under reset and before the
		MAC clocks are enabled.
		0: MII is selected



1: RMII is selected

22:0 Reserved Must be kept at reset value.

## 1.5.3. EXTI sources selection register 0 (SYSCFG\_EXTISS0)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31 30 29 28 25 21 20 19 18 17 16 Reserved 15 14 13 12 11 10 9 8 5 3 0 EXTI3\_SS[3:0] EXTI2\_SS[3:0] EXTI1\_SS[3:0] EXTI0\_SS[3:0]

rw **Bits Fields Descriptions** 31:16 Reserved Must be kept at reset value. EXTI3\_SS[3:0] EXTI 3 sources selection 15:12 0000: PA3 pin 0001: PB3 pin 0010: PC3 pin 0011: PD3 pin 0100: PE3 pin 0101: PF3 pin 0110: PG3 pin 0111: PH3 pin 1000: PI3 pin Other configurations are reserved.

11:8 EXTI2\_SS[3:0] EXTI 2 sources selection

0000: PA2 pin
0001: PB2 pin
0010: PC2 pin
0011: PD2 pin
0100: PE2 pin
0101: PF2 pin
0110: PF2 pin
0110: PG2 pin
0111: PH2 pin
1000: PI2 pin
Other configurations are reserved.
EXTI 1 sources selection

7:4 EXTI1\_SS[3:0] EXTI 1 sources selection

0000: PA1 pin



0001: PB1 pin 0010: PC1 pin 0011: PD1 pin 0100: PE1 pin 0101: PF1 pin 0110: PG1 pin 0111: PH1 pin 1000: PI1 pin Other configurations are reserved. 3:0 EXTI0\_SS[3:0] EXTI 0 sources selection 0000: PA0 pin 0001: PB0 pin 0010: PC0 pin 0011: PD0 pin 0100: PE0 pin 0101: PF0 pin 0110: PG0 pin 0111: PH0 pin 1000: PI0 pin Other configurations are reserved.

## 1.5.4. EXTI sources selection register 1 (SYSCFG\_EXTISS1)

Address offset: 0x0C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI7_	SS[3:0]		EXTI6_SS[3:0]			EXTI5_SS[3:0]				EXTI4_SS[3:0]				
	rw rw				rw				rw						

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	EXTI7_SS[3:0]	EXTI 7 sources selection
		0000: PA7 pin
		0001: PB7 pin
		0010: PC7 pin
		0011: PD7 pin
		0100: PE7 pin
		0101: PF7 pin



0110: PG7 pin 0111: PH7 pin 1000: PI7 pin Other configurations are reserved. 11:8 EXTI6\_SS[3:0] EXTI 6 sources selection 0000: PA6 pin 0001: PB6 pin 0010: PC6 pin 0011: PD6 pin 0100: PE6 pin 0101: PF6 pin 0110: PG6 pin 0111: PH6 pin 1000: PI6 pin Other configurations are reserved. EXTI5\_SS[3:0] 7:4 EXTI 5 sources selection 0000: PA5 pin 0001: PB5 pin 0010: PC5 pin 0011: PD5 pin 0100: PE5 pin 0101: PF5 pin 0110: PG5 pin 0111: PH5 pin 1000: PI5 pin Other configurations are reserved. 3:0 EXTI4\_SS[3:0] EXTI 4 sources selection 0000: PA4 pin 0001: PB4 pin 0010: PC4 pin 0011: PD4 pin 0100: PE4 pin 0101: PF4 pin 0110: PG4 pin 0111: PH4 pin 1000: PI4 pin Other configurations are reserved.

#### 1.5.5. EXTI sources selection register 2 (SYSCFG\_EXTISS2)

Address offset: 0x10

Reset value: 0x0000 0000



# GD32A490 User Manual

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EXTI11	_SS[3:0]		EXTI10_SS[3:0]			EXTI9_SS[3:0]				EXTI8_SS[3:0]				
					nu nu				r						

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	EXTI11_SS[3:0]	EXTI 11 sources selection
		0000: PA11 pin
		0001: PB11 pin
		0010: PC11 pin
		0011: PD11 pin
		0100: PE11 pin
		0101: PF11 pin
		0110: PG11 pin
		0111: PH11 pin
		1000: PI11 pin
		Other configurations are reserved.
11:8	EXTI10_SS[3:0]	EXTI 10 sources selection
		0000: PA10 pin
		0001: PB10 pin
		0010: PC10 pin
		0011: PD10 pin
		0100: PE10 pin
		0101: PF10 pin
		0110: PG10 pin
		0111: PH10 pin
		1000: PI10 pin
		Other configurations are reserved.
7:4	EXTI9_SS[3:0]	EXTI 9 sources selection
		0000: PA9 pin
		0001: PB9 pin
		0010: PC9 pin
		0011: PD9 pin
		0100: PE9 pin
		0101: PF9 pin
		0110: PG9 pin
		0111: PH9 pin
		1000: PI9 pin



3:0 EXTI8\_SS[3:0] EXTI 8 sources selection
0000: PA8 pin
0001: PB8 pin
0010: PC8 pin
0011: PD8 pin

0011: PD8 pin 0100: PE8 pin 0101: PF8 pin 0110: PG8 pin 0111: PH8 pin 1000: PI8 pin

Other configurations are reserved.

Other configurations are reserved.

## 1.5.6. EXTI sources selection register 3 (SYSCFG\_EXTISS3)

Address offset: 0x14


Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

29 28 27 26 25 24 23 22 31 30 21 20 19 18 17 16 Reserved 15 13 12 11 10 9 8 5 0 14 EXTI15\_SS[3:0] EXTI14\_SS[3:0] EXTI13\_SS[3:0] EXTI12\_SS[3:0]

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	EXTI15_SS[3:0]	EXTI 15 sources selection
		0000: PA15 pin
		0001: PB15 pin
		0010: PC15 pin
		0011: PD15 pin
		0100: PE15 pin
		0101: PF15 pin
		0110: PG15 pin
		0111: PH15 pin
		Other configurations are reserved.
11:8	EXTI14_SS[3:0]	EXTI 14 sources selection
		0000: PA14 pin
		0001: PB14 pin
		0010: PC14 pin






#### 1.5.7. I/O compensation control register (SYSCFG\_CPSCTL)

Address offset: 0x20

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.



algabetice		ODOZATO OSCI Maridar
8	CPS_RDY	I / O compensation cell is ready or not
		This bit is read-only.
		0: I / O compensation cell is not ready
		1: I / O compensation cell is ready
7:1	Reserved	Must be kept at reset value.
0	CPS_EN	I / O compensation cell enable
		0: I / O compensation cell is power-down
		1: I / O compensation cell is enabled

## 1.6. Device electronic signature

The device electronic signature contains memory density information and the 96-bit unique device ID. The 96-bit unique device ID is unique for each device. It can be used as serial numbers, or part of security keys, etc.

### 1.6.1. Memory density information

Base address: 0x1FFF 7A20

The value is factory programmed and can never be altered by user.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FLASH_DENSITY[15:0]														
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						;	SRAM_DEI	NSITY[15:0]							

r

Bits	Fields	Descriptions
31:16	FLASH_DENSITY	Flash memory density
	[15:0]	The value indicates the Flash memory density of the device in Kbytes.
		Example: 0x0020 indicates 32 Kbytes.
15:0	SRAM_DENSITY	SRAM density
	[15:0]	The value indicates the on-chip SRAM density of the device in Kbytes.
		Example: 0x0008 indicates 8 Kbytes.

### 1.6.2. Unique device ID (96 bits)

Base address: 0x1FFF 7A10

The value is factory programmed and can never be altered by user.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								_ID[31:16]							



# GD32A490 User Manual

r
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

UNIQUE\_ID[15:0]

Bits		Fields			Descri	otions									
31:0		UNIQU	E_ID[3 <sup>2</sup>	1:0]	Unique	device	ID								
	Base address: 0x <sup>2</sup> The value is factor						and ca	an neve	r be al	tered b	y user.				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UNIQUE	_ID[63:48]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			UNIQUE	_ID[47:32]							

Bits Fields Descriptions
31:0 UNIQUE\_ID[63:32] Unique device ID

Base address: 0x1FFF 7A18

The value is factory programmed and can never be altered by user.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							UNIQUE_	_ID[95:80]							
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							UNIQUE_	_ID[79:64]							

Bits Fields Descriptions
31:0 UNIQUE\_ID[95:64] Unique device ID



## 2. Flash memory controller (FMC)

#### 2.1. Overview

The flash memory controller, FMC, provides all the necessary functions for the on-chip flash memory. The region of the MCU executing instructions without waiting time is up to 1024K bytes. It also provides page (4KB) erase, sector erase, mass erase, and word / half-word / byte program operations for flash memory.

#### 2.2. Characteristics

- Up to 3072KB of on-chip flash memory for instruction and data.
- The region of the MCU executing instructions without waiting time is up to 1024K bytes (in case that flash size equal to 256K or 512K, all memory is no waiting time). A long delay when CPU fetches the instructions out of the range.
- 2 banks adopted for GD32A490xx. Bank0 is used for the first 1024KB and bank1 is for the rest capacity.
- Word / half-word / byte programming, page (4KB) erase, sector erase and mass erase operation.
- Two option byte blocks size of 16B for user application requirements.
- 512B OTP(One-time program) block and 16B OTP lock block used for user data storage.
- 30K bytes information block for boot loader.
- Option byte are uploaded to the option byte control registers on every system reset.
- Flash security protection to prevent illegal code/data access.
- Page erase/program protection to prevent unexpected operation.

#### 2.3. Function overview

#### 2.3.1. Flash memory architecture

For GD32A490xx with flash no more than 3072KB, with 16K bytes of 8 sectors, 64K bytes of 2 sectors, 128K bytes of 14 sectors, 256K bytes of 4 sectors. Each sector can be erased individually.

<u>Table 2-1. GD32A490xx base address and size for flash memory</u> shows the details of flash organization.

Table 2-1. GD32A490xx base address and size for flash memory

Blo	ock	Name	Address Range	size (bytes)
Main Flash	Bank 0	Sector 0	0x0800 0000 - 0x0800	16KB





			GD32A490 03	
Blo	ock	Name	Address Range	size (bytes)
Block	1MB		3FFF	
		Sector 1	0x0800 4000 - 0x0800 7FFF	16KB
		Sector 2	0x0800 8000 - 0x0800 BFFF	16KB
		Sector 3	0x0800 C000 - 0x0800 FFFF	16KB
		Sector 4	0x0801 0000 - 0x0801 FFFF	64KB
		Sector 5	0x0802 0000 - 0x0803 FFFF	128KB
		Sector 6	0x0804 0000 - 0x0805 FFFF	128KB
		Sector 11	0x080E 0000 - 0x080F FFFF	128KB
		Sector 12	0x0810 0000 - 0x0810 3FFF	16KB
		Sector 13	0x0810 4000 - 0x0810 7FFF	16KB
		Sector 14	0x0810 8000 - 0x0810 BFFF	16KB
		Sector 15	0x0810 C000 - 0x0810 FFFF	16KB
		Sector 16	0x0811 0000 - 0x0811 FFFF	64KB
	Bank 1	Sector 17	0x0812 0000 - 0x0813 FFFF	128KB
	2MB	Sector 18	0x0814 0000 - 0x0815 FFFF	128KB
		Sector 23	0x081E 0000 - 0x081F FFFF	128KB
		Sector24	0x08200000 - 0x0823 FFFF	256KB
		Sector25	0x0824 0000 - 0x0827 FFFF	256KB



Blo	ock	Name	Address Range	size (bytes)	
		•	•	•	
			•		
		Sector27	0x082C 0000 - 0x082F	256KB	
		Sector27	FFFF	200ND	
Informati	on Blook	Bootloader	0x1FFF 0000- 0x1FFF	20KB	
morman	OH BIOCK	boolloader	77FF	30KB	
OTD	Dlask	OTP area	0x1FFF 7800 - 0x1FFF	500D	
OTP I	DIOCK	OTP alea	7A0F	528B	
		Dank Cantion	0x1FFF C000 -0x1FFF	16B	
Ontion by	tos Block	Bank0 option	C00F	IOD	
Option by	ICS DIUCK	Pank1 antion	0x1FFEC000 -	16B	
		Bank1 option	0x1FFEC00F	100	

**Note:** The Information Block stores the boot loader. This block cannot be programmed or erased by user.

For the products with 1M bytes of flash memory, the flash sector is divided as shown in the following figure  $\underline{Table\ 2-2}$ . The partition of 1M bytes flash memory when  $\underline{DBS} = 1$  after setting DBS bit in the option byte.

Table 2-2. The partition of 1M bytes flash memory when DBS = 1

Blo	ock	Name	Address Range	size (bytes)					
		Sector 0	0x0800 0000 - 0x0800 3FFF	16KB					
			Sector 1	0x0800 4000 - 0x0800 7FFF	16KB				
		Sector 2	0x0800 8000 - 0x0800 BFFF	16KB					
	Bank 0	Sector 3	0x0800 C000 - 0x0800 FFFF	16KB					
Main Flash Block	512KB	Sector 4	0x0801 0000 - 0x0801 FFFF	64KB					
Biook		Sector 5	0x0802 0000 - 0x0803 FFFF	128KB					
								Sector 6	0x0804 0000 - 0x0805 FFFF
		Sector 7	0x0806 0000 - 0x0807 FFFF	128KB					
	Bank 1 512KB	Sector 12	0x0808 0000 - 0x0808 3FFF	16KB					



Block	Name	Address Range	size (bytes)
	Sector 13	0x0808 4000 - 0x0808 7FFF	16KB
	Sector 14	0x0808 8000 - 0x0808 BFFF	16KB
	Sector 15	0x0808 C000 - 0x0808 FFFF	16KB
	Sector 16	0x0809 0000 - 0x0809 FFFF	64KB
	Sector 17	0x080A 0000 - 0x080B FFFF	128KB
	Sector 18	0x080C 0000 - 0x080D FFFF	128KB
	Sector 19	0x080E 0000 - 0x080F FFFF	128KB

#### 2.3.2. Read operations

The flash can be addressed directly as a common memory space. Any instruction fetch and the data access from the flash are through the IBUS or DBUS from the CPU.

#### 2.3.3. Unlock the FMC\_CTL/FMC\_OBCTLx register

After reset, the FMC\_CTL register is not accessible in write mode, and the LK bit in FMC\_CTL register is 1. An unlocking sequence consists of two write operations to the FMC\_KEY register to open the access to the FMC\_CTL register. The two write operations are writing 0x45670123 and 0xCDEF89AB to the FMC\_KEY register. After the two write operations, the LK bit in FMC\_CTL register is reset to 0 by hardware. The software can lock the FMC\_CTL again by setting the LK bit in FMC\_CTL register to 1. Any wrong operations to the FMC\_KEY, set the LK bit to 1, and lock FMC\_CTL register, and lead to a bus error.

The FMC\_OBCTL0 registers are still protected even the FMC\_CTL is unlocked. The unlocking sequence is two write operations, which are writing 0x08192A3B and 0x4C5D6E7F to FMC\_OBKEY register. After the two write operations, the OB\_LK bit in FMC\_OBCTL0 register is reset to 0 by hardware. The software can lock the FMC\_OBCTLx again by setting the OB\_LK bit in FMC\_OBCTLx register to 1.

#### 2.3.4. Page erase

In the GD32A490xx series, The FMC provides additional page (4KB) erase function which is used to initialize the contents of a main flash memory page to a high state. Each page can be erased independently without affecting the contents of other pages. The following steps show the access sequence of the registers for a page erase operation.



- 1. Unlock the FMC\_CTL register if necessary.
- 2. Check the BUSY bit in FMC\_STAT register to confirm that no flash memory operation is in progress (BUSY equals to 0). Otherwise, wait until the operation has finished.
- 3. Write Key value 0xA9B8C7D6 in the FMC\_PEKEY register to unlock the FMC\_PECFG register.
- 4. Set the PE\_EN bit in the FMC\_PECFG register to enable page erase function.
- 5. Write the page address in the PE\_ADDR[28:0] bit-field in the FMC\_PECFG register. The page address need to follow 4K-byte alignment.
- 6. Make sure the value of the SN[4:0] bit-field is 0 and set the SER bit in FMC\_CTL register.
- Send the sector erase command to the FMC by setting the START bit in FMC\_CTL register.
- 8. Wait until all the operations have finished by checking the value of the BUSY bit in FMC\_STAT register.
- 9. Clear the PE EN bit and SER bit to prevent misoperation next time.
- 10. Read and verify the sector if required using a DBUS access.

When ENDIE bit in the FMC\_CTL register is set and the page erase operation is executed successfully, the END in FMC\_STAT register is set, and an interrupt will be triggered. Note that a correct target page address (4KB alignment) must be confirmed. Or the software may run out of control if the target erase page is being used to fetch codes or to access data. The FMC will not provide any notification when this occurs. Additionally, the page erase operation will be ignored on erase / program protected sectors. In this condition, a flash operation error interrupt will be triggered by the FMC if the ERRIE bit in the FMC\_CTL register is set. The software can check the OPERR bit in the FMC\_STAT register to detect this condition in the interrupt handler. *Figure 2-1. Process of page erase operation* shows the page erase operation flow.






Figure 2-1. Process of page erase operation

#### 2.3.5. Sector erase


The FMC provides a sector erase function which is used to initialize the contents of a main flash memory sector to a high state. Each sector can be erased independently without affecting the contents of other sectors. The following steps show the access sequence of the registers for a sector erase operation.

- 1. Unlock the FMC\_CTL register if necessary.
- 2. Check the BUSY bit in FMC\_STAT register to confirm that no flash memory operation is in progress (BUSY equals to 0). Otherwise, wait until the operation has finished.
- Set the SER bit in FMC\_CTL register.
- 4. Write the sector number SN bits in the FMC\_CTL register.
- 5. Send the sector erase command to the FMC by setting the START bit in FMC\_CTL register.
- 6. Wait until all the operations have finished by checking the value of the BUSY bit in FMC\_STAT register.
- 7. Read and verify the sector if required using a DBUS access.



When ENDIE bit in the FMC\_CTL register is set and the sector erase operation is executed successfully, the END in FMC\_STAT register is set, and an interrupt will be triggered. Note that a correct target sector number must be confirmed. Or the software may run out of control if the target erase sector is being used to fetch codes or to access data. The FMC will not provide any notification when this occurs. Additionally, the sector erase operation will be ignored on erase/program protected sectors. In this condition, a flash operation error interrupt will be triggered by the FMC if the ERRIE bit in the FMC\_CTL register is set. The software can check the OPERR bit in the FMC\_STAT register to detect this condition in the interrupt handler. *Figure 2-2. Process of sector erase operation* shows the sector erase operation flow.

Figure 2-2. Process of sector erase operation



#### 2.3.6. Mass erase

The FMC provides a complete erase function which is used to initialize the main flash block contents. This erase can affect only on Bank0 by setting MER0 bit to 1, or only on Bank1 by setting MER1 bit to 1, or on entire flash by setting MER0 and MER1 bits to 1. The following steps show the mass erase register access sequence.


1. Unlock the FMC\_CTL register if necessary.



- 2. Check the BUSY bit in FMC\_STAT register to confirm that no flash memory operation is in progress (BUSY equals to 0). Otherwise, wait until the operation has finished.
- Set MER0 bit in FMC\_CTL register if erase Bank0 only. Set MER1 bit in FMC\_CTL register if erase Bank1 only. Set MER0/MER1 bits in FMC\_CTL register if erase entire flash.
- Send the mass erase command to the FMC by setting the START bit in FMC\_CTL register.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC\_STAT register.
- 6. Read and verify the flash memory if required using a DBUS access.

When ENDIE bit in the FMC\_CTL register is set and the mass erase operation is executed successfully, the END in FMC\_STAT register is set, and an interrupt will be triggered. Since all flash data will be modified to a value of 0xFFFF\_FFFF, the mass erase operation can be implemented using a program that runs in SRAM or by using the debugging tool that accesses the FMC registers directly. *Figure 2-3. Process of mass erase operation* indicates the mass erase operation flow.

Figure 2-3. Process of mass erase operation





#### 2.3.7. Main flash programming


The FMC provides a 32-bit word/16-bit half word/8-bit byte programming function which is used to modify the main flash memory contents. The following steps show the register access sequence of the word programming operation.

- 1. Unlock the FMC\_CTL register if necessary.
- 2. Check the BUSY bit in FMC\_STAT register to confirm that no flash memory operation is in progress (BUSY equals to 0). Otherwise, wait until the operation has finished.
- 3. Set the PG bit and PSZ bits in FMC\_CTL register.
- 4. Write a 32-bit word/16-bit half word/8-bit byte (must match PSZ bits in FMC\_CTL register) to desired absolute address (0x08XX XXXX) by DBUS.
- Wait until all the operations have been finished by checking the value of the BUSY bit in FMC\_STAT register.
- 6. Read and verify the Flash memory if required using a DBUS access.

When ENDIE bit in the FMC\_CTL register is set and the program operation is executed successfully, the END in FMC\_STAT register is set, and an interrupt will be triggered. Note that the word/half word/byte programming operation must match PSZ bits in FMC\_CTL register. If not match, PGMERR bit in the FMC\_STAT register will be set. Note that the PG bit must be set before the word/half word/byte programming operation, or else PGSERR bit in the FMC\_STAT register will be set. Additionally, the program operation will be ignored on erase/program protected sectors and WPERR bit in FMC\_STAT is set. In these conditions, a flash operation error interrupt will be triggered by the FMC if the ERRIE bit in the FMC\_CTL register is set. The software can check the PGMERR bit, PGSERR or WPERR bit in the FMC\_STAT register to detect which condition occurred in the interrupt handler. *Figure 2-4. Process of program operation* displays the word programming operation flow.



Figure 2-4. Process of program operation



**Note:** Reading the flash should be avoided when a program/erase operation is ongoing in the same bank. And flash memory accesses failed if the CPU enters the power saving modes.

#### 2.3.8. OTP block programming

The FMC provides a 32-bit word/16-bit half word/8-bit byte programming function which is used to modify OTP contents. The programming sequence is same as main flash programming. The OTP block has no erase operation.

The OTP block can be divided to 16 OTP data blocks which has 32 bytes each and 1 OTP lock block which has 16 bytes. The OTP lock block address is from 0x1FFF\_7A00 to 0x1FFF\_7A0F. The OTP data block address is from 0x1FFF\_7800 to 0x1FFF\_79FF. Each lock byte (0x00: lock 0xFF: no lock) can lock corresponding OTP data blocks to prevent program to this data block. The lock byte 0 on 0x1FFF\_7A00 locks OTP data block 0 from 0x1FFF\_7800 to 0x1FFF\_781F. The lock byte 1 on 0x1FFF\_7A01 locks OTP data block 1 from 0x1FFF\_7820 to 0x1FFF\_783F, and so on.

The 16 OTP data blocks can program many times but no erase, until the OTP data block locked by corresponding OTP lock bytes. Each bit of OTP data blocks can only be programmed from 1 to 0, can not from 0 to 1. Each OTP data block can be locked only if



corresponding byte of OTP lock block is written to 0x00.

#### 2.3.9. Option byte modify

The FMC provides an erase and then program function which is used to modify the option byte block in flash. The following steps show the modify sequence.

- 1. Unlock the FMC\_OBCTLx register if necessary.
- 2. Check the BUSY bit in FMC\_STAT register to confirm that no Flash memory operation is in progress (BUSY equals to 0). Otherwise, wait until the operation has finished.
- 3. Write the option byte value in FMC\_OBCTL0 and FMC\_OBCTL1 registers.
- 4. Send the option byte erase command to the FMC by setting the OB\_START bit in FMC\_OBCTL0 register.
- 5. Wait until all the operations have been finished by checking the value of the BUSY bit in FMC\_STAT register.
- 6. Read and verify the Flash memory if required.

When ENDIE bit in the FMC\_CTL register is set and the operation is executed successfully, the END in FMC\_STAT register is set, and an interrupt will be triggered.

#### 2.3.10. Option byte description

The option byte block is reloaded to FMC\_OBCTL0 and FMC\_OBCTL1 registers after each system reset, and the option byte take effect. <u>Table 2-3. Option byte</u> shows the detail of option byte.

Table 2-3. Option byte

Address	Name	Description
		[7]: nRST_STDBY
		0: generates a reset instead of entering standby
		mode
		1: no reset when entering standby mode (Factory
		value).
		[6]: nRST_DPSLP
		0: generates a reset instead of entering Deep-sleep
		mode
0x1fff c000	USER	1: no reset when entering Deep-sleep mode
		(Factory value).
		[5]: nWDG_HW
		0: hardware free watchdog.
		1: software free watchdog (Factory value).
		[4]: BB
		0: boot from bank0, when configured boot from main
		memory (Factory value).
		1: boot from bank1 or bank0 if bank1 is void, when



Address	Name	Description Description								
Address	Name	Description								
		configured boot from main memory								
		[3:2]: BOR_TH (Brown out reset threshold)								
		00: BOR threshold value 3								
		01: BOR threshold value 2								
		10: BOR threshold value 1								
		11: NO BOR function (Factory value).								
		[1:0]: Reserved								
		Security Protection Code								
0x1fff c001	SPC	0xAA: No protection (Factory value)								
OXTIII COOT	01 0	any value except 0xAA or 0xCC: Protection level low								
		0xCC: Protection level high								
		[7:0]: WP0[7:0]								
		Sector Erase/Program Protection bit 7 to 0								
		0: Erase/program protection when DRP is 0. No								
0x1fff c008	WP0[7:0]	effect when DRP is 1.								
		1: No effect when DRP is 0. Erase/program								
		protection and DBUS read protection when DRP is								
		1. (Factory value)								
		[7]: DRP								
		DBUS read protection bit.								
		0: The WP0 bits used as erase/program protection								
		of each sector (Default value)								
		1: The WP0 bits used as erase/program protection								
		and DBUS read protection of each sector								
		[6]: DBS								
		Double banks or single bank selection when flash								
		size is 1M bytes.								
		0: Single bank when flash size is 1M bytes								
0x1fff c009	WP0	1: Double banks when flash size is 1M bytes								
		Note: This bit is only valid for GD32A490xx 1M flash								
		memory series, and the factory value is 0								
		[5:4]: Reserved								
		[3:0]: WP0[11:8]								
		0: Erase/program protection when DRP is 0. No								
		effect when DRP is 1.								
		1: No effect when DRP is 0. Erase/program								
		protection and DBUS read protection when DRP is								
		1 (Factory value).								
		[7:0]: WP1[7:0]								
0x1ffec008	WP1[7:0]	Sector Erase/Program Protection bit 7 to 0 for								
		Bank1								
		0: Erase/program protection when DRP is 0. No								



Address	Name	Description							
		effect when DRP is 1.							
		1: No effect when DRP is 0. Erase/program							
		protection and DBUS read protection when DRP is							
		1 (Factory value).							
		[7:4]: Reserved							
		[3:0]: WP1[11:8]							
		Sector Erase/Program Protection bit 11 to 8 fo							
		Bank1							
0x1ffec009	WP1	0: Erase/program protection when DRP is 0. No							
		effect when DRP is 1.							
		1: No effect when DRP is 0. Erase/program							
		protection and DBUS read protection when DRP is							
		1(Factory value).							

#### 2.3.11. Sector erase/program protection

The FMC provides sector erase/program protection functions to prevent inadvertent operations on the Flash memory. The sector erase or program will not be accepted by the FMC on protected sectors. If the sector erase or program command is sent to the FMC on a protected sector, the WPERR bit in the FMC\_STAT register will then be set by the FMC. Note that the WPERR also set when sector erase while MER0/MER1 set or SN not valid. If the WPERR bit is set and the ERRIE bit is also set to 1 to enable the corresponding interrupt, then the Flash operation error interrupt will be triggered by the FMC to draw the attention of the CPU. The sector protection function can be individually enabled by configuring the WP0 [11:0]/WP1 [11:0] bit field to 0 when DRP is 0 or to 1 when DRP is 1 in the option byte.



Table 2-4. WP0/WP1 bit for sectors protected

WP0/WP1 bit	sectors protected							
WP0[0]	Sector0							
WP0[1]	Sector1							
WP0[2]	Sector2							
WP0[10]	Sector10							
WP0[11]	Sector11							
WP1[0]	Sector12							
WP1[1]	Sector13							
WP1[2]	Sector14							
WP1[10]	Sector22							
WP1[11]	Sector23~Sector27							

#### 2.3.12. DBUS read protection

The FMC provides DBUS protection functions to prevent DBUS read operations on corresponding sector when DRP set to 1. The DBUS read will not be accepted by the FMC on protected sectors. If the DBUS read command is sent to the FMC on a protected sector, the RDDERR bit in the FMC\_STAT register will then be set by the FMC. If the RDDERR bit is set and the ERRIE bit is also set to 1 to enable the corresponding interrupt, then the Flash operation error interrupt will be triggered by the FMC to draw the attention of the CPU. The sector protection function can be individually enabled by configuring the WPO [11:0]/WP1 [11:0] bit field to 1 and set DRP to 1 in the option byte.

If the DRP is 1, modify DRP to 0 or change WP0 [11:0]/WP1 [11:0] bit field from 1 to 0 must performed during changing the security protection level low to no security protection. Otherwise, the option byte modification ignored and WPERR bit in the FMC\_STAT register will then be set by the FMC. If the WPERR bit is set and the ERRIE bit is also set to 1 to enable the corresponding interrupt, then the Flash operation error interrupt will be triggered by the FMC to draw the attention of the CPU.

#### 2.3.13. Security protection

The FMC provides a security protection function to prevent illegal code/data access on the Flash memory. This function is useful for protecting the software/firmware from illegal users. There are 3 levels for protecting:

No protection: when setting SPC byte to 0xAA, no protection performed. The main flash and



option byte block are accessible by all operations.

Protection level low: when setting SPC byte to any value except 0xAA or 0xCC, protection level low performed. The main flash can only be accessed by user code. In debug mode, boot from SRAM or boot from boot loader mode, all operations to main flash is forbidden. If a read operation is executed to main flash in debug mode, boot from SRAM or boot from boot loader mode, a bus error will be generated. If a program/erase operation is executed to main flash in debug mode, boot from SRAM or boot from boot loader mode, the WPERR bit in FMC\_STAT register will be set. At protection level low, option byte block is accessible by all operations. If program back to no protection level by setting SPC byte to 0xAA, a mass erase for main flash will be performed.

Protection level high: when setting SPC byte to 0xCC, protection level high performed. When this level is programmed, debug mode, boot from SRAM or boot from boot loader mode are disabled. The main flash block is accessible by all operations from user code. The option byte cannot be reprogrammed. So, if protection level high is programmed, it cannot move back to protection level low or no protection level.



## 2.4. Register definition

FMC base address: 0x4002 3C00

### 2.4.1. Wait state register (FMC\_WS)

Address offset: 0x00

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved												WSCN	IT[3:0]		

rw

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3:0	WSCNT[3:0]	Wait state counter register
		These bits are set and reset by software. The WSCNT valid when WSEN bit in
		FMC_WSEN is set.
		0000: 0 wait state added
		0001: 1 wait state added
		0010: 2 wait state added
		1111:15 wait state added

## 2.4.2. Unlock key register (FMC\_KEY)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	KEY[31:16]														
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	KEY[15:0]														

W

Bits	Fields	Descriptions
31:0	KEY[31:0]	FMC_CTL unlock register



These bits can only be written by software.

Write KEY[31:0] with keys to unlock FMC\_CTL register.

## 2.4.3. Option byte unlock key register (FMC\_OBKEY)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	OBKEY[31:16]														
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	OBKEY[15:0]														

W

Bits	Fields	Descriptions
31:0	OBKEY[31:0]	FMC_ OBCTLx option byte operation unlock register
		These bits can only be written by software.
		Write OBKEY[31:0] with keys to unlock option byte command in FMC_OBCTLx
		register.

## 2.4.4. Status register (FMC\_STAT)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
															r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						RDDERR	PGSERR	PGMERR	Reserved	WPERR	Reserved		OPERR	END
	•	•	•			•	rc_w1	rc_w1	rc_w1		rc_w1			rc_w1	rc_w1

Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	BUSY	The flash is busy bit When the operation is in progress, this bit is set to 1. When the operation is end or an error is generated, this bit is cleared to 0.
15:9	Reserved	Must be kept at reset value.
8	RDDERR	Read DBUS protection error flag bit



Giganevice		GD32A490 USEI Manual
		This bit is set by hardware when a DBUS read to the sector which is a DBUS read
		protection sector.
		The software can clear it by writing 1.
7	PGSERR	Program sequence error flag bit
		This bit is set by hardware when program to flash while the PG bit in FMC_CTL
		registers is not set.
		The software can clear it by writing 1.
6	PGMERR	Program size not match error flag bit
		This bit is set by hardware when program write size (byte/half-word/word access)
		does not match the PSZ bits in FMC_CTL registers.
		The software can clear it by writing 1.
5	Reserved	Must be kept at reset value.
4	WPERR	Erase/Program protection error flag bit
		When erase/program on protected pages, this bit is set by hardware.
		The software can clear it by writing 1.
3:2	Reserved	Must be kept at reset value.
1	OPERR	Flash operation error flag bit
		This bit is set by hardware when an error (a error while sets
		RDDERR/PGSERR/PGMERR/WPERR bit) occurs on a flash operation and
		ERRIE bit in FMC_CTL register is set.
		The software can clear it by writing 1.
0	END	End of operation flag bit
		When the operation executed successfully, this bit is set by hardware.
		The software can clear it by writing 1.

## 2.4.5. Control register (FMC\_CTL)

Address offset: 0x10

Reset value: 0x8000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LK			Reserved			ERRIE	ENDIE				Reserved				START
rs						rw	rw								rs
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MER1			Reserved			PSZ	<u>[1:0]</u>			SN[4:0]			MER0	SER	PG
rw	•		•	•	•	r	w	•	•	rw			rw	rw	rw

Bits	Fields	Descriptions
31	LK	FMC_CTL lock bit



Giaal	Device

-		
		This bit is cleared by hardware when right sequence written to FMC_KEY register.  This bit can be set by software
30:26	Reserved	Must be kept at reset value.
25	ERRIE	Error interrupt enable bit  This bit is set or cleared by software.  0: No interrupt generated by hardware  1: Error interrupt enable
24	ENDIE	End of operation interrupt enable bit  This bit is set or cleared by software  0: No interrupt generated by hardware  1: End of operation interrupt enable
23:17	Reserved	Must be kept at reset value.
16	START	send erase command to FMC bit  This bit is set by software to send erase command to FMC. This bit is cleared by hardware when the BUSY bit is cleared.
15	MER1	main flash mass erase for bank1command bit This bit is set or cleared by software.  0: No effect  1: Main flash mass erase command for bank1
14:10	Reserved	Must be kept at reset value.
9:8	PSZ[1:0]	Program size bit This bits are set or cleared by software. 00: Program by byte access 01: Program by half-word access 10/11: Program by word access
7:3	SN[4:0]	Select which sector number to be erased.  00000: Select sector 0  00001: Select sector 1   01011: Select sector 24  01101: Select sector 25  01110: Select sector 26  01111: Select sector 27  10000: Select sector 12  10001: Select sector 13   11011: Select sector 23
		11111: Reserved



		OBOZI (HOO OOCI Mariaal
2	MER0	Main flash mass erase for bank0 command bit
		This bit is set or cleared by software.
		0: No effect
		1: Main flash mass erase command for bank0
1	SER	Main flash sector erase command bit
		This bit is set or cleared by software.
		0: No effect
		1: Main flash sector erase command
0	PG	Main flash program command bit
		This bit is set or cleared by software.
		0: No effect
		1: Main flash program command

**Note:** This register should be reset after the corresponding flash operation completed.

## 2.4.6. Option byte control register 0 (FMC\_OBCTL0)

Address offset: 0x14

Reset value: 0xXXXX XXXX, the initial value is 0x2FFF AAED. Load Flash values after reset.

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DRP	DBS	Rese	erved						WP0	[11:0]					
rw	rw								r	w					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			enc	2(7.0)				nRST_STD	nRST_DPS	nWDG_HW	BB	DOD T	1.1(4.0)	OB_START	OB_LK
			580	[7:0]				BY	LP	NWDG_HW	DD	BOR_T	H[1:0]	OB_START	OB_LK
			r	w				rw	rw	rw	rw	rw	,	rs	rs

Bits	Fields	Descriptions
31	DRP	DBUS read protection bit
		0: The WPx bits used as erase/program protection of each sector
		1: The WPx bits used as erase/program protection and DBUS read protection of
		each sector
30	DBS	Double banks or single bank selection when flash size is 1M bytes.
		0: Single bank when flash size is 1M bytes
		1: Double banks when flash size is 1M bytes
		<b>Note:</b> This bit is only valid for GD32A490xx 1M flash memory series.
29:28	Reserved	Must be kept at reset value.
27:16	WP0[11:0]	Erase/program protection of each sector when DRP is 0.
		Erase/program protection and D-bus read protection of each sector when DRP is
		1. WP0[0] affect sector 0, WP0[1] affect sector 1,etc.



		CD02/ (+30 C3C) Walldar
		0: Erase/program protection when DRP is 0. No effect when DRP is 1.
		1: No effect when DRP is 0. Erase/program protection and D-bus read protection when DRP is 1
15:8	SPC[7:0]	Option byte Security Protection code
		0xAA: No security protection
		0xCC: Security protection level high
		any value except 0xAA or 0xCC : security protection level low.
7	nRST_STDBY	Option byte standby reset value
		0: Generates a reset instead of entering standby mode
		1: No reset when entering standby mode
6	nRST_DPSLP	Option byte deepsleep reset value
		0: Generates a reset instead of entering Deep-sleep mode
		1: No reset when entering Deep-sleep mode
5	nWDG_HW	Option byte watchdog value
		If change this bit, a system reset needed to take effect
		0: Hardware free watchdog
		1: Software free watchdog
4	ВВ	Option byte boot bank value
		0: Boot from bank0, when configured boot from main memory
		1: Boot from bank1 or bank0 if bank1 is void, (or Bootloader continues executing if
		bank1 and bank0 are both void, and the chip is not under security protection
		level high,) when configured boot from main memory.
3:2	BOR_TH[1:0]	Option byte BOR threshold value
		00: BOR threshold value 3
		01: BOR threshold value 2
		10: BOR threshold value 1
		11: No BOR function
1	OB_START	Send option byte change command to FMC bit
		This bit is set by software to send option byte change command to FMC.
		This bit is cleared by hardware when the BUSY bit is cleared.
0	OB_LK	FMC_OBCTLx lock bit
		This bit is cleared by hardware when right sequence written to FMC_OBKEY
		register.
		This bit can be set by software.

# 2.4.7. Option byte control register 1 (FMC\_OBCTL1)

Address offset: 0x18

Reset value: 0xXXXX XXXX, the initial value is 0x0FFF 0000. Load Flash values after reset.



# GD32A490 User Manual

This register has to be accessed by word(32-bit).

			-				-	-	-						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved							WP1	[11:0]					
									r	W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	WP1[11:0]	Erase/program protection of each sector when DRP is 0.
		Erase/program protection and D-bus read protection of each sector when DRP is
		1. WP1[0] affect sector 12, WP1[1] affect sector 13,etc. Exceptional, WP1[11]
		affect sector 23~27.
		0: Erase/program protection when DRP is 0. No effect when DRP is 1.
		1: No effect when DRP is 0. Erase/program protection and DBUS read protection
		when DRP is 1
15:0	Reserved	Must be kept at reset value.

# 2.4.8. Page erase configuration register (FMC\_PECFG)

Address offset: 0x20

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PE_EN	Rese	erved						PE	_ADDR[28:	16]					
rw									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PE_ADI	DR[15:0]							

rw

Bits	Fields	Descriptions
31	PE_EN	The enable bit of page erase function
		0: Disable page erase.
		1: Enable page erase.
30:29	Reserved	Must be kept at reset value.
28:0	PE_ADDR[28:0]	Page address (4KB alignment)



## 2.4.9. Unlock page erase key register (FMC\_PEKEY)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							PE_KE	Y[31:16]							
							V	v							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PE_KE	Y[15:0]							

w

Bits	Fields	Descriptions
31:0	PE_KEY[31:0]	FMC_PECFG unlock register
		These bits can only be written by software.
		Write key value 0xA9B8C7D6 into KEY[31:0] to unlock FMC_PECFG register.

## 2.4.10. Wait state enable register (FMC\_WSEN)

Address offset: 0xFC

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								WSEN

rw

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	WSEN	FMC wait state enable register
		This bit is set and reset by software. This bit also protected by the FMC_KEY
		register. It is necessary to writing 0x45670123 and 0xCDEF89AB to the
		FMC_KEY register.
		0: No wait state added when fetch flash
		1: Wait state added when fetch flash

## 2.4.11. Product ID register (FMC\_PID)

Address offset: 0x100



# GD32A490 User Manual

Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PID[31:16]														
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PID[15:0]														

Bits Fields Descriptions

31:0 PID[31:0] Product reserved ID code register
These bits are read only by software.
These bits are unchanged constant after power on. These bits are one time program when the chip produced.



# 3. Power management unit (PMU)

#### 3.1. Overview

The power consumption is regarded as one of the most important issues for the devices of GD32A490xx series. Power management unit (PMU) provides three types of power saving modes, including Sleep, Deep-sleep and Standby mode. These modes reduce the power consumption and allow the application to achieve the best tradeoff among the conflicting demands of CPU operating time, speed and power consumption. For GD32A490xx devices, there are three power domains, including  $V_{DD}$  /  $V_{DDA}$  domain, 1.2V domain, and Backup domain, as is shown in the *Figure 3-1. Power supply overview*. The power of the  $V_{DD}$  domain is supplied directly by  $V_{DD}$ . An embedded LDO in the  $V_{DD}$  /  $V_{DDA}$  domain is used to supply the 1.2V domain power. A power switch is implemented for the Backup domain. It can be powered from the  $V_{BAT}$  voltage when the main  $V_{DD}$  supply is shut down.

#### 3.2. Characteristics

- Three power domains: V<sub>BAK</sub>, V<sub>DD</sub> / V<sub>DDA</sub> and 1.2V power domains.
- Three power saving modes: Sleep, Deep-sleep and Standby modes.
- Internal Voltage regulator(LDO) supplies around 1.2V voltage source for 1.2V domain and a Backup LDO dedicate to Backup SRAM.
- Low Voltage Detector can issue an interrupt or event when the power is lower than a programmed threshold.
- Battery power (V<sub>BAT</sub>) for Backup domain when V<sub>DD</sub> is shut down.
- Ultra power saving for low-driver mode in Deep-sleep mode. And high-driver mode for high frequency.
- 4K bytes backup SRAM powered by 1.2V which source from V<sub>DD</sub> or V<sub>BAK</sub> for data protection of user application data when V<sub>DD</sub> shut down.
- LDO output voltage select for power saving.

#### 3.3. Function overview

<u>Figure 3-1. Power supply overview</u> provides details on the internal configuration of the PMU and the relevant power domains.






Figure 3-1. Power supply overview

#### 3.3.1. Battery backup domain

The Backup domain is powered by the  $V_{DD}$  or the battery power source ( $V_{BAT}$ ) selected by the internal power switch, and the  $V_{BAK}$  pin which drives Backup domain, supplies power for RTC unit, LXTAL oscillator, BPOR and BLDO, and four BKP PAD including PC13 to PC15 and PI8. In order to ensure the content of the Backup domain registers and the RTC supply, when  $V_{DD}$  supply is shut down,  $V_{BAT}$  pin can be connected to an optional standby voltage supplied by a battery or by another source. The power switch is controlled by the power down reset circuit in the  $V_{DD}$  /  $V_{DDA}$  domain. If no external battery is used in the application, it is recommended to connect  $V_{BAT}$  pin externally to  $V_{DD}$  pin with a 100nF external ceramic decoupling capacitor.

The Backup domain reset sources include the Backup domain power-on-reset (BPOR) and the Backup domain software reset. The BPOR signal forces the device to stay in the reset mode until V<sub>BAK</sub> is completely powered up. Also the application software can trigger the Backup domain software reset by setting the BKPRST bit in the RCU\_BDCTL register to reset the Backup domain.

The clock source of the Real Time Clock (RTC) circuit can be derived from the Internal 32KHz RC oscillator (IRC32K) or the Low Speed Crystal oscillator (LXTAL), or HXTAL clock divided by 2 to 31. When  $V_{DD}$  is shut down, only LXTAL is valid for RTC. Before entering the power saving mode by executing the WFI / WFE instruction, the Cortex®-M4 can setup the RTC register with an expected wakeup time and enable the wakeup function to achieve the RTC



wakeup event. After entering the power saving mode for a certain amount of time, the RTC will wake up the device when the time match event occurs. The details of the RTC configuration and operation will be described in the *Real time clock (RTC)*.

When the Backup domain is supplied by  $V_{DD}$  ( $V_{BAK}$  pin is connected to  $V_{DD}$ ), the following functions are available:

- PC13 and PI8 can be used as GPIO or RTC function pin described in the <u>Real time</u> clock (RTC).
- PC14 and PC15 can be used as either GPIO or LXTAL Crystal oscillator pins.

When the Backup domain is supplied by  $V_{BAT}$  ( $V_{BAK}$  pin is connected to  $V_{BAT}$ ), the following functions are available:

- PC13 and PI8 can be used as RTC function pin described in the *Real time clock (RTC)*.
- PC14 and PC15 can be used as LXTAL Crystal oscillator pins only.

**Note:** Since PC13, PC14, PC15 and PI8 are supplied through the power switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 and PI8 should not exceed 2MHz when they are in output mode (maximum load: 30pF).

#### 3.3.2. Backup SRAM

There is 4K bytes backup SRAM in 1.2V domain. The backup SRAM can maintain data in Standby mode or  $V_{DD}$  is shut down when BLDOON bit is set in PMU\_CS register. In these modes, the backup SRAM powered by BLDO which source from  $V_{BAK}$ . In other mode (not in Standby mode or  $V_{DD}$  is shut down), the backup SRAM can be accessed by system bus as normal SRAM and power by LDO source from  $V_{DD}$ .

The backup SRAM can only be accessed by user code when FMC in security protection level low mode to prevent illegal code / data access. When the FMC goes from security protection level low mode to no security protection mode, the backup SRAM erased and all data lost. The backup SRAM is not reset by BKPRST in RCU\_BDCTL register.

#### 3.3.3. V<sub>DD</sub> / V<sub>DDA</sub> power domain

 $V_{DD}$  /  $V_{DDA}$  domain includes two parts:  $V_{DD}$  domain and  $V_{DDA}$  domain.  $V_{DD}$  domain includes HXTAL (high speed crystal oscillator), LDO (voltage regulator), POR / PDR (power on / down reset), FWDGT (free watchdog timer), all pads except PC13 / PC14 / PC15 / PI8, etc.  $V_{DDA}$  domain includes ADC / DAC (AD / DA converter), IRC16M (internal 16MHz RC oscillator), IRC48 (Internal 48MHz RC oscillator at 48MHz frequency), IRC32K (internal 32KHz RC oscillator), PLLs (phase locking loop), LVD (low voltage detector), etc.

#### 3.3.4. V<sub>DD</sub> domain

The LDO, which is implemented to supply power for the 1.2V domain, is always enabled after reset. It can be configured to operate in three different status, including in the Sleep mode



(full power on), in the Deep-sleep mode (on or low power), and in the Standby mode (power off).

The POR / PDR circuit is implemented to detect  $V_{DD}$  /  $V_{DDA}$  and generate the power reset signal which resets the whole chip except the Backup domain when the supply voltage is lower than the specified threshold. *Figure 3-2. Waveform of the POR / PDR* shows the relationship between the supply voltage and the power reset signal.  $V_{POR}$ , which typical value is 2.40V, indicates the threshold of power on reset, while  $V_{PDR}$ , which typical value is 1.8V, means the threshold of power down reset. The hysteresis voltage ( $V_{hyst}$ ) is around 600mV.





Figure 3-2. Waveform of the POR / PDR

**Note:** The PDR\_ON pin is available on no less than 144-pin packages and BGA100-pins package. The internal POR / PDR circuit is enabled by the PDR\_ON pin. To ensure effective POR / PDR in the power-on and power-off phases of the chip, it is recommended to pulled up the PDR\_ON pin to the  $V_{DD}$  through a 10K ohm resistor.

The BOR circuit is used to detect  $V_{DD}$  /  $V_{DDA}$  and generate the power reset signal which resets the whole chip except the Backup domain when the BOR\_TH bits in option bytes is not 0b11 and the supply voltage is lower than the specified threshold which defined in the BOR\_TH bits in option bytes. Notice that the POR / PDR circuit is always implemented regardless of BOR\_TH bits in option bytes is 0b11 or not. *Figure 3-3. Waveform of the BOR* shows the relationship between the supply voltage and the BOR reset signal.  $V_{BOR}$ , which defined in the BOR\_TH bits in option bytes, indicates the threshold of BOR on reset. The hysteresis voltage ( $V_{hyst}$ ) is 100mV.







#### **V<sub>DDA</sub>** domain

The LVD is used to detect whether the  $V_{DD}$  /  $V_{DDA}$  supply voltage is lower than a programmed threshold selected by the LVDT[2:0] bits in the Power control register(PMU\_CTL). The LVD is enabled by setting the LVDEN bit, and LVDF bit, which in the Power status register(PMU\_CS), indicates if  $V_{DD}$  /  $V_{DDA}$  is higher or lower than the LVD threshold. This event is internally connected to the EXTI line 16 and can generate an interrupt if it is enabled through the EXTI registers. *Figure 3-4. Waveform of the LVD threshold* shows the relationship between the LVD threshold and the LVD output (LVD interrupt signal depends on EXTI line 16 rising or falling edge configuration). The following figure shows the relationship between the supply voltage and the LVD signal. The hysteresis voltage ( $V_{hyst}$ ) is 100 mV.






Figure 3-4. Waveform of the LVD threshold

Generally, digital circuits are powered by  $V_{DD}$ , while most of analog circuits are powered by  $V_{DDA}$ . To improve the ADC and DAC conversion accuracy, the independent power supply  $V_{DDA}$  is implemented to achieve better performance of analog circuits.  $V_{DDA}$  can be externally connected to  $V_{DD}$  through the external filtering circuit that avoids noise on  $V_{DDA}$ , and  $V_{SSA}$  should be connected to  $V_{SS}$  through the specific circuit independently. Otherwise, if  $V_{DDA}$  is different from  $V_{DD}$ ,  $V_{DDA}$  must always be higher, but the voltage difference should not exceed 0.3V.

To ensure a high accuracy on ADC and DAC, the ADC / DAC independent external reference voltage should be connected to  $V_{REF+}$  /  $V_{REF-}$  pins. According to the different packages,  $V_{REF+}$  pin can be connected to  $V_{DDA}$  pin, or external reference voltage which refers to <u>Table 14-2</u>. <u>ADC input pins definition</u> and <u>Table 15-1</u>. <u>DAC I/O description</u>,  $V_{REF-}$  pin must be connected to  $V_{SSA}$  pin. The  $V_{REF+}$  pin is only available on no less than 100-pin packages, or else the  $V_{REF+}$  pin is not available and internally connected to  $V_{DDA}$ . The  $V_{REF-}$  pin is only available on BGA176-pins and BGA100-pins packages, or else the  $V_{REF-}$  pin is not available and internally connected to  $V_{SSA}$ .

#### 3.3.5. 1.2V power domain

1.2V power domain supplies power for Cortex $^{\otimes}$ -M4 logic, AHB / APB peripherals, the APB interfaces for the Backup domain and the  $V_{DD}$  /  $V_{DDA}$  domain, etc. Once the 1.2V is powered up, the POR will generate a reset sequence on the 1.2V power domain. If need to enter the expected power saving mode, the associated control bits must be configured. Then, once a WFI (Wait for Interrupt) or WFE (Wait for Event) instruction is executed, the device will enter an expected power saving mode which will be discussed in the following section.



#### **High-driver mode**

If the 1.2V power domain runs with high frequency and opens many functions, it is recommended to enter high-driver mode. The following steps are needed when using high-driver mode.

- IRC16M or HXTAL must be selected as system clock.
- Set HDEN bit in PMU\_CTL register to open high-driver mode.
- Wait until HDRF bit is 1 in PMU\_CS register.
- Set HDS bit in PMU\_CTL registerto switch LDO to high-driver mode.
- Wait until HDSRF bit is 1 in PMU\_CS register. And enter high-driver mode.
- Running the application at high frequency.

The high-driver mode can be exited by clearing the HDEN and HDS bits in PMU\_CTL register after IRC16M or HXTAL is selected as system clock. The high-driver mode exits automaticly when exiting from Deep-sleep mode.

### 3.3.6. Power saving modes

After a system reset or a power reset, the GD32A490xx MCU operates at full function and all power domains are active. Users can achieve lower power consumption through slowing down the system clocks (HCLK, PCLK1, PCLK2) or gating the clocks of the unused peripherals or configuring the LDO output voltage by LDOVS bits in PMU\_CTL register. The LDOVS bits should be configured only when the PLL is off, and the programmed value is select to drive 1.2V domain after the PLL opened. While the PLL is off, LDO output voltage low mode is selected to drive 1.2V domain. Besides, three power saving modes are provided to achieve even lower power consumption, they are Sleep mode, Deep-sleep mode, and Standby mode.

#### Sleep mode

The Sleep mode is corresponding to the SLEEPING mode of the Cortex®-M4. In Sleep mode, only clock of Cortex®-M4 is off. To enter the Sleep mode, it is only necessary to clear the SLEEPDEEP bit in the Cortex®-M4 System Control Register, and execute a WFI or WFE instruction. If the Sleep mode is entered by executing a WFI instruction, any interrupt can wake up the system. If it is entered by executing a WFE instruction, any wakeup event can wake up the system (If SEVONPEND is 1, any interrupt can wake up the system, refer to Cortex®-M4 Technical Reference Manual). The mode offers the lowest wakeup time as no time is wasted in interrupt entry or exit.

According to the SLEEPONEXIT bit in the Cortex®-M4 System Control Register, there are two options to select the Sleep mode entry mechanism.

- Sleep-now: if the SLEEPONEXIT bit is cleared, the MCU enters Sleep mode as soon as WFI or WFE instruction is executed.
- Sleep-on-exit: if the SLEEPONEXIT bit is set, the MCU enters Sleep mode as soon as it



exits from the lowest priority ISR.

#### Deep-sleep mode

The Deep-sleep mode is based on the SLEEPDEEP mode of the Cortex®-M4. In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of IRC16M, HXTAL and PLLs are disabled. The contents of SRAM and registers are preserved. The LDO can operate normally or in low power mode depending on the LDOLP bit in the PMU\_CTL register. Before entering the Deep-sleep mode, it is necessary to set the SLEEPDEEP bit in the Cortex®-M4 System Control Register, and clear the STBMOD bit in the PMU\_CTL register. Then, the device enters the Deep-sleep mode after a WFI or WFE instruction is executed. If the Deep-sleep mode is entered by executing a WFI instruction, any interrupt from EXTI lines can wake up the system. If it is entered by executing a WFE instruction, any wakeup event from EXTI lines can wake up the system (If SEVONPEND is 1, any interrupt from EXTI lines can wake up the system, refer to Cortex®-M4 Technical Reference Manual). When exiting the Deep-sleep mode, the IRC16M is selected as the system clock. Notice that an additional wakeup delay will be incurred if the LDO operates in low power mode.

The LDEN, LDNP, LDLP and LDOLP bits in PMU\_CTL register must be configured to enter the low-driver mode in Deep-sleep mode. The low-driver mode provides lower drive capability, and the low-driver mode needs lower power.

Normal-driver / Normal-power: When configuring the LDEN bits in PMU\_CTL register as 00, the Deep-sleep mode works in normal-driver mode. The LDO works in normal-power mode when the LDOLP bit in PMU\_CTL register is cleared.

Normal-driver / Low-power: When configuring the LDEN bits in PMU\_CTL register as 00, the Deep-sleep mode works in normal-driver mode. The LDO works in low-power mode when the LDOLP bit in PMU\_CTL register is set.

Low-driver / Normal-power: When configuring the LDEN bits in PMU\_CTL register as 11, and setting the LDNP bit, it enters the low-driver mode in Deep-sleep mode. The LDO works in normal-power mode when the LDOLP bit in PMU\_CTL register is cleared.

Low-driver / Low-power: When configuring the LDEN bits in PMU\_CTL register as 11, and setting the LDNP bit, it enters the low-driver mode in Deep-sleep mode. The LDO works in low-power mode when the LDOLP bit in PMU\_CTL register is set.

No Low-driver: The Deep-sleep mode is not in low-driver mode by configuring LDEN to 00 in the PMU\_CTL register.

**Note:** In order to enter Deep-sleep mode smoothly, all EXTI line pending status (in the EXTI\_PD register) and related peripheral flags must be reset, refer to <u>Table 6-3. EXTI source</u>. If not, the program will skip the entry process of Deep-sleep mode to continue to execute the following procedure.



#### **Standby mode**

The Standby mode is based on the SLEEPDEEP mode of the Cortex®-M4, too. In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC16M, HXTAL and PLL are disabled. Before entering the Standby mode, it is necessary to set the SLEEPDEEP bit in the Cortex®-M4 System Control Register, and set the STBMOD bit in the PMU\_CTL register, and clear WUF bit in the PMU\_CS register. Then, the device enters the Standby mode after a WFI or WFE instruction is executed, and the STBF status flag in the PMU\_CS register indicates that the MCU has been in Standby mode. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC wakeup event including RTC Tamper event, RTC alarm event, RTC Time Stamp event or RTC Wakeup, the FWDGT reset, and the rising edge on WKUP pin. The Standby mode achieves the lowest power consumption, but spends longest time to wake up. Besides, the contents of SRAM and registers in 1.2V power domain (except Backup SRAM when BLDOON bit set) are lost in Standby mode. When exiting from the Standby mode, a power-on reset of 1.2V domain occurs and the Cortex®-M4 will execute instruction code from the 0x00000000 address.

Table 3-1. Power saving mode summary

Mode	Sleep	Deep-sleep	Standby
Description	Only CPU clock is off	<ol> <li>All clocks in the 1.2V domain are off.</li> <li>Disable IRC16M, HXTAL and PLL.</li> </ol>	<ol> <li>The 1.2V domain is power off.</li> <li>Disable IRC16M, HXTAL and PLL.</li> </ol>
LDO Status	On (normal power mode, normal driver mode)	On (normal power mode or low power mode, normal driver mode or low driver mode)	Off
Configuration	SLEEPDEEP = 0	SLEEPDEEP = 1 STBMOD = 0	SLEEPDEEP = 1 STBMOD = 1, WURST = 1
Entry	WFI or WFE	WFI or WFE	WFI or WFE
Wakeup	Any interrupt for WFI Any event (or interrupt when SEVONPEND is 1) for WFE	Any interrupt from EXTI lines for WFI. Any event(or interrupt when SEVONPEND is 1) from EXTI for WFE.	1. NRST pin 2. WKUP pin 3. FWDGT reset 4. RTC
Wakeup Latency	None	IRC16M wakeup time, LDO wakeup time added if LDO is in low power mode	Power on sequence

**Note:** In Standby mode, all I / Os are in high-impedance state except NRST pin, PC13 pin and PI8 when configured for RTC function, PC14 and PC15 pins when used as LXTAL crystal oscillator pins, and WKUP pin if enabled.



# 3.4. Register definition


PMU base address: 0x4000 7000

# 3.4.1. Control register (PMU\_CTL)

Address offset: 0x00

Reset value: 0x0000 C000 (reset by wakeup from Standby mode)

This register can be accessed by half-word (16-bit) or word (32-bit).



Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19:18	LDEN[1:0]	Enable low-driver mode in Deep-sleep mode
		00: disable low-driver mode in Deep-sleep mode
		01: Reserved
		10: Reserved
		11: enable low-driver mode in Deep-sleep mode
17	HDS	High-driver mode switch
		Set this bit by software only when HDRF flag is set and IRC16M or HXTAL used as
		system clock. After this bit is set, the system enters High-driver mode. This bit can
		be cleared by software. And cleared by hardware when exit from Deep-sleep mode
		or when the HDEN bit is clear.
		0: No high-driver mode switch
		1: High-driver mode switch
16	HDEN	High-driver mode enable
		This bit is set by software only when IRC16M or HXTAL used as system clock. This
		bit is cleared by software or by hardware when exit from Deep-sleep mode.
		0: High-driver mode disable
		1: High-driver mode enable
15:14	LDOVS[1:0]	LDO output voltage select
		These bits are set by software when the main PLL closed. And the LDO output
		voltage selected by LDOVS bits takes effect when the main PLL enabled. If the main
		PLL closed, the LDO output voltage low mode selected.
		00: Reserved (LDO output voltage low mode)





aigabevice		ODSZA+30 OSCI Walidal
		01: LDO output voltage low mode
		10: LDO output voltage mid mode
		11: LDO output voltage high mode
13:12	Reserved	Must be kept at reset value.
11	LDNP	Low-driver mode when use normal power LDO
		0: Normal-driver when use normal power LDO
		1: Low-driver mode enabled when LDEN is 11 and use normal power LDO
10	LDLP	Low-driver mode when use low power LDO.
		0: Normal-driver when use low power LDO
		1: Low-driver mode enabled when LDEN is 11 and use low power LDO
9	Reserved	Must be kept at reset value.
8	BKPWEN	Backup domain write enable
		0: Disable write access to the registers in Backup domain
		1: Enable write access to the registers in Backup domain
		After reset, any write access to the registers in Backup domain is ignored. This bit
		has to be set to enable write access to these registers.
7:5	LVDT[2:0]	Low voltage detector threshold
		000: 2.1V
		001: 2.3V
		010: 2.4V
		011: 2.6V
		100: 2.7V
		101: 2.9V
		110: 3.0V
		111: 3.1V
4	LVDEN	Low voltage detector enable
		0: Disable Low Voltage Detector
		1: Enable Low Voltage Detector
3	STBRST	Standby flag reset
		0: No effect
		1: Reset the standby flag
		This bit is always read as 0.
2	WURST	Wakeup flag reset
		0: No effect
		1: Reset the wakeup flag
		This bit is always read as 0.
1	STBMOD	Standby mode
		0: Enter the Deep-sleep mode when the Cortex®-M4 enters SLEEPDEEP mode



1: Enter the Standby mode when the Cortex®-M4 enters SLEEPDEEP mode

0 LDOLP LDO low power mode

0: The LDO operates normally during the Deep-sleep mode

1: The LDO is in low power mode during the Deep-sleep mode

# 3.4.2. Control and status register (PMU\_CS)

Address offset: 0x04

Reset value: 0x0000 0000 (not reset by wakeup from Standby mode)

This register can be accessed by half-word(16-bit) or word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Res	erved						LDRF	[1:0]	HDSRF	HDRF
								·			rc_w1		r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	LDOVSR		Dane			BLDOON	WILDEN		Dane						\A/LIE
Reserved	F		Rese	erved		BLDOON	WUPEN		Rese	erved		BLDORF	LVDF	STBF	WUF
	r					rw	rw					r	r	r	r

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19:18	LDRF[1:0]	Low-driver mode ready flag
		These bits are set by hardware when enter Deep-sleep mode and the LDO in Low-
		driver mode. These bits are cleared by software when write 11.
		00: normal driver in Deep-sleep mode
		01: Reserved
		10: Reserved
		11: Low-driver mode in Deep-sleep mode
17	HDSRF	High-driver switch ready flag
		0: High-driver switch not ready
		1: High-driver switch ready
16	HDRF	High-driver ready flag
		0: High-driver not ready
		1: High-driver ready
15	Reserved	Must be kept at reset value
14	LDOVSRF	LDO voltage select ready flag
		0: LDO voltage select not ready
		1: LDO voltage select ready
13:10	Reserved	Must be kept at reset value.
9	BLDOON	Backup SRAM LDO on
		80



# GD32A490 User Manual

-		0202, 1100 0001 mainaidi
-		This bit is set by software to open Backup SRAM LDO for data protection of backup
		SRAM when $V_{\text{DD}}$ shut down. When $V_{\text{DD}}$ shut down and this bit is cleared, the data
		in Backup SRAM will be lost.
		0: Backup SRAM LDO closed
		1: Open the Backup SRAM LDO
8	WUPEN	WKUP pin enable
		0: Disable WKUP pin function
		1: Enable WKUP pin function
		If WUPEN is set before entering the Standby mode, a rising edge on the WKUP pin
		wakes up the system from the Standby mode. As the WKUP pin is active high, the
		WKUP pin is internally configured to input pull down mode. And set this bit will trigger
		a wakup event when the input changes to high.
7:4	Reserved	Must be kept at reset value.
3	BLDORF	Backup SRAM LDO ready flag
		0: Backup SRAM LDO not ready
		1: Backup SRAM LDO ready
2	LVDF	Low voltage detector status flag
		0: Low Voltage event has not occurred ( $V_{\text{DD}}$ is higher than the specified LVD
		threshold)
		1: Low Voltage event occurred ( $V_{DD}$ is equal to or lower than the specified LVD
		threshold)
		Note: The LVD function is stopped in Standby mode.
1	STBF	Standby flag
		0: The device has not entered the Standby mode
		1: The device has been in the Standby mode
		This bit is cleared only by a POR / PDR or by setting the STBRST bit in the
		PMU_CTL register.
0	WUF	Wakeup flag
		0: No wakeup event has been received
		1: Wakeup event occurred from the WKUP pin or the RTC wakeup event including
		RTC Tamper event, RTC alarm event, RTC Time Stamp event or RTC Wakeup.
		This bit is cleared only by a POR / PDR or by setting the WURST bit in the PMU_CTL
		register.



# 4. Reset and clock unit (RCU)

## 4.1. Reset control unit (RCTL)

#### 4.1.1. Overview

GD32A490xx reset control includes the control of three kinds of reset: power reset, system reset and backup domain reset. The power reset, known as a cold reset, resets the full system except the backup domain. The system reset resets the processor core and peripheral IP components except for the SW-DP controller and the backup domain. The backup domain reset resets the backup domain. The resets can be triggered by an external signal, internal events and the reset generators. More information about these resets will be described in the following sections.

#### 4.1.2. Function overview

#### Power reset

The power reset is generated by either an external reset as power on and power down reset (POR / PDR reset), Brownout reset (BOR reset) or by the internal reset generator when exiting Standby mode. The power reset sets all registers to their reset values except the backup domain. The power reset whose active signal is low, it will be de-asserted when the internal LDO voltage regulator is ready to provide 1.2V power. The reset service routine vector is fixed at address 0x0000\_0004 in the memory map.

#### System reset

A system reset is generated by the following events:

- A power reset (POWER\_RSTn).
- A external pin reset (NRST).
- A window watchdog timer reset (WWDGT\_RSTn).
- A free watchdog timer reset (FWDGT\_RSTn).
- The SYSRESETREQ bit in Cortex®-M4 application interrupt and reset control register is set (SW\_RSTn).
- Reset generated when entering Standby mode when resetting nRST\_STDBY bit in user option bytes (OB\_STDBY\_RSTn).
- Reset generated when entering Deep-sleep mode when resetting nRST\_DPSLP bit in user option bytes (OB\_DPSLP\_RSTn).


A system reset resets the processor core and peripheral IP components except for the SW-DP controller and the backup domain.

A system reset pulse generator guarantees low level pulse duration of 20 µs for each reset



source (external or internal reset).

Figure 4-1. The system reset circuit



#### Backup domain reset

A backup domain reset is generated by setting the BKPRST bit in the backup domain control register or backup domain power on reset ( $V_{DD}$  or  $V_{BAT}$  power on, if both supplies have previously been powered off).

**Note:** The BKPSRAM is not reset by backup domain reset.

### 4.2. Clock control unit (CCTL)


#### 4.2.1. Overview

The clock control unit provides a range of frequencies and clock functions. These include a Internal 16M RC oscillator (IRC16M), a Internal 48M RC oscillator (IRC48M), a High Speed crystal oscillator (HXTAL), a Low Speed Internal 32K RC oscillator (IRC32K), a Low Speed crystal oscillator (LXTAL), three Phase Lock Loop (PLL), a HXTAL clock monitor, clock prescalers, clock multiplexers and clock gating circuitry.

The clocks of the AHB, APB and Cortex®-M4 are derived from the system clock (CK\_SYS) which can source from the IRC16M, HXTAL or PLL. The maximum operating frequency of the system clock (CK\_SYS) can be up to 240 MHz.



Figure 4-2. Clock tree



The frequency of AHB, APB2 and the APB1 domains can be configured by each prescaler. The maximum frequency of the AHB and the APB2/APB1 domains is 240 MHz/120 MHz/60 MHz. The Cortex System Timer (SysTick) external clock is clocked with the AHB clock (HCLK) divided by 8. The SysTick can work either with this clock or with the AHB clock (HCLK), configurable in the systick control and status register.

The ADCs are clocked by the clock of APB2 divided by 2, 4, 6, 8 or by the clock of AHB divided by 5, 6, 10, 20, which defined by ADCCK in ADC\_SYNCCTL register.

The TIMERs are clocked by the clock divided from CK\_AHB. The frequency of TIMERs clock is equal to CK\_APBx, twice the CK\_APBx or four times the CK\_APBx. Please refer to



TIMERSEL bit in RCU\_CFG1 for detail.

The USBFS/USBHS/TRNG/SDIO are clocked by the clock of CK48M. The CK48M is selected from the clock of PLLQ, the clock of PLLSAIP or the clock of IRC48M by PLL48MSEL and CK48MSEL bit in RCU\_ADDCTL register.

The USBHS ULPI is clocked by external ULPI PHY clock or CK48M, which select by EMBPHY in USBHS\_ GUSBCS register.

The CTC is clocked by the clock of IRC48M. The IRC48M can be automatically trimmed by CTC unit.

The I2S is clocked by the clock of PLLI2SR or External PIN I2S\_CKIN which defined by I2SSEL bit in RCU\_CFG0 register.

The TLI is clocked by the clock of PLLSAIR divided by 2, 4, 8, 16 which defined by PLLSAIRDIV bits in RCU\_CFG1 register.

The ENET TX/RX are clocked by External PIN (ENET\_TX\_CLK / ENET\_RX\_CLK), which select by ENET\_PHY\_SEL bit in SYSCFG\_CFG1 register.

The RTC is clocked by LXTAL clock or IRC32K clock or HXTAL clock divided by 2 to 31 (defined by RTCDIV bits in RCU\_CFG0) which select by RTCSRC bit in backup domain control register (RCU\_BDCTL). After the RTC select HXTAL clock divided by 2 to 31 (defined by RTCDIV bits in RCU\_CFG0), the clock disappeared when the 1.2V core domain power off. After the RTC select IRC32K, the clock disappeared when VDD power off. When the RTC select LXTAL, the clock disappeared when VDD and VBAT power off.

The FWDGT is clocked by IRC32K clock, which is forced on when FWDGT started.

#### 4.2.2. Characteristics

- 4 to 32 MHz High Speed crystal oscillator (HXTAL).
- Internal 16 MHz RC oscillator (IRC16M).
- Internal 48 MHz RC oscillator (IRC48M).
- 32,768 Hz Low Speed crystal oscillator (LXTAL).
- Internal 32KHz RC oscillator (IRC32K).
- PLL clock source can be HXTAL or IRC16M.
- HXTAL clock monitor.


#### 4.2.3. Function overview

#### High speed crystal oscillator (HXTAL)

The high speed external crystal oscillator (HXTAL), which has a frequency from 4 to 32 MHz, produces a highly accurate clock source for use as the system clock. A crystal with a specific frequency must be connected and located close to the two HXTAL pins. The external resistor and capacitor components connected to the crystal are necessary for proper oscillation.




Figure 4-3. HXTAL clock source



The HXTAL crystal oscillator can be switched on or off using the HXTALEN bit in the control register RCU\_CTL. The HXTALSTB flag in control register RCU\_CTL indicates if the high-speed external crystal oscillator is stable. When the HXTAL is powered up, it will not be released for use until this HXTALSTB bit is set by the hardware. This specific delay period is known as the oscillator "Start-up time". As the HXTAL becomes stable, an interrupt will be generated if the related interrupt enable bit HXTALSTBIE in the interrupt register RCU\_INT is set. At this point the HXTAL clock can be used directly as the system clock source or the PLL input clock.

Select external clock bypass mode by setting the HXTALBPS and HXTALEN bits in the control register RCU\_CTL. During bypass mode, the signal is connected to OSCIN, and OSCOUT remains in the suspended state, as shown in <a href="figure 4-4">Figure 4-4</a>. HXTAL clock source in bypass mode. The CK\_HXTAL is equal to the external clock which drives the OSCIN pin.

Figure 4-4. HXTAL clock source in bypass mode



#### Internal 16M RC oscillators (IRC16M)

The internal 16M RC oscillator, IRC16M, has a fixed frequency of 16 MHz and is the default clock source selection for the CPU when the device is powered up. The IRC16M oscillator provides a lower cost type clock source as no external components are required. The IRC16M RC oscillator can be switched on or off using the IRC16MEN bit in the control register RCU\_CTL. The IRC16MSTB flag in the control register RCU\_CTL is used to indicate if the internal 16M RC oscillator is stable. The start-up time of the IRC16M oscillator is shorter than the HXTAL crystal oscillator. An interrupt can be generated if the related interrupt enable bit, IRC16MSTBIE, in the clock interrupt register, RCU\_INT, is set when the IRC16M becomes stable. The IRC16M clock can also be used as the system clock source or the PLL input clock.



The frequency accuracy of the IRC16M can be calibrated by the manufacturer, but its operating frequency is still less accurate than HXTAL. The application requirements, environment and cost will determine which oscillator type is selected.

If the HXTAL or PLL is the system clock source, to minimize the time required for the system to recover from the Deep-sleep Mode, the hardware forces the IRC16M clock to be the system clock when the system initially wakes-up.

#### Internal 48M RC oscillators (IRC48M)

The internal 48M RC oscillator, IRC48M, has a fixed frequency of 48 MHz. The IRC48M oscillator provides a lower cost type clock source as no external components are required when USBFS/USBHS/TRNG/SDIO used. The IRC48M RC oscillator can be switched on or off using the IRC48MEN bit in the RCU\_ADDCTL register. The IRC48MSTB flag in the RCU\_ADDCTL register is used to indicate if the internal 48M RC oscillator is stable. An interrupt can be generated if the related interrupt enable bit, IRC48MSTBIE, in the RCU\_ADDINT register, is set when the IRC48M becomes stable. The IRC48M clock is used for the clocks of USBFS/USBHS/TRNG/SDIO.

The frequency accuracy of the IRC48M can be calibrated by the manufacturer, but its operating frequency is still not enough accurate because the USB need the frequency must between 48MHz±1%. A hardware automatically dynamic trim performed in CTC unit adjust the IRC48M to the needed frequency.

#### Phase locked loop (PLL)

There are three internal Phase Locked Loop, the PLL, PLLI2S and PLLSAI. The PLLP could be used to generator system clock (no more than 240MHz) and PLLQ clock which used to USBFS/USBHS/TRNG/SDIO. The PLLI2S is used to generator the clock to I2S. The PLLSAI is used to generator the clock to CK48M or TLI.

The PLL can be switched on or off by using the PLLEN bit in the RCU\_CTL register. The PLLSTB flag in the RCU\_CTL register will indicate if the PLL clock is stable. An interrupt can be generated if the related interrupt enable bit, PLLSTBIE, in the RCU\_INT register, is set as the PLL becomes stable.

The PLLI2S can be switched on or off by using the PLLI2SEN bit in the RCU\_CTL register. The PLLI2SSTB flag in the RCU\_CTL register will indicate if the PLLI2S clock is stable. An interrupt can be generated if the related interrupt enable bit, PLLI2SSTBIE, in the RCU\_INT register, is set as the PLLI2S becomes stable.

The PLLSAI can be switched on or off by using the PLLSAIEN bit in the RCU\_CTL register. The PLLSAISTB flag in the RCU\_CTL register will indicate if the PLLSAI clock is stable. An interrupt can be generated if the related interrupt enable bit, PLLSAISTBIE, in the RCU\_INT register, is set as the PLLSAI becomes stable.

The three PLLs are closed by hardware when entering the Deepsleep/Standby mode or HXTAL monitor fail when HXTAL used as the source clock of the PLLs.



#### Low speed crystal oscillator (LXTAL)

The low speed external crystal or ceramic resonator oscillator, which has a frequency of 32,768 Hz, produces a low power but highly accurate clock source for the real time clock circuit. The LXTAL oscillator can be switched on or off using the LXTALEN bit in the backup domain control register (RCU\_BDCTL). The LXTALSTB flag in the backup domain control register (RCU\_BDCTL) will indicate if the LXTAL clock is stable. An interrupt can be generated if the related interrupt enable bit, LXTALSTBIE, in the interrupt register RCU\_INT is set when the LXTAL becomes stable.

Select external clock bypass mode by setting the LXTALBPS and LXTALEN bits in the backup domain control register (RCU\_BDCTL). The CK\_LXTAL is equal to the external clock which drives the OSC32IN pin.

#### Internal 32K RC oscillator (IRC32K)

The internal RC oscillator has a frequency of about 32 kHz and is a low power clock source for the real time clock circuit or the free watchdog timer. The IRC32K offers a low cost clock source as no external components are required. The IRC32K RC oscillator can be switched on or off by using the IRC32KEN bit in the reset source/clock register (RCU\_RSTSCK). The IRC32KSTB flag in the reset source/clock register RCU\_RSTSCK will indicate if the IRC32K clock is stable. An interrupt can be generated if the related interrupt enable bit IRC32KSTBIE in the clock interrupt register (RCU\_INT) is set when the IRC32K becomes stable.

#### System clock (CK\_SYS) selection

After the system reset, the default CK\_SYS source will be IRC16M and can be switched to HXTAL or CK\_PLLP by changing the system clock switch bits, SCS, in the clock configuration register 0, RCU\_CFG0. When the SCS value is changed, the CK\_SYS will continue to operate using the original clock source until the target clock source is stable. When a clock source is directly or indirectly (by PLL) used as the CK\_SYS, it is not possible to stop it.

#### **HXTAL clock monitor (CKM)**

The HXTAL clock monitor function is enabled by the HXTAL clock monitor enable bit, CKMEN, in the control register (RCU\_CTL). This function should be enabled after the HXTAL start-up delay and disabled when the HXTAL is stopped. Once the HXTAL failure is detected, the HXTAL will be automatically disabled. The HXTAL clock stuck interrupt flag, CKMIF, in the clock interrupt register, RCU\_INT, will be set and the HXTAL failure event will be generated. This failure interrupt is connected to the Non-Maskable Interrupt, NMI, of the Cortex®-M4. If the HXTAL is selected as the clock source of CK\_SYS or PLL and CK\_PLLP used as system clock, the HXTAL failure will force the CK\_SYS source to IRC16M and the PLL will be disabled automatically. If the HXTAL is selected as the clock source of any PLLs, the HXTAL failure will force the PLL closed automatically.



#### **Clock output capability**

The clock output capability is ranging from 32 kHz to 240 MHz. There are several clock signals can be selected via the CK\_OUT0 clock source selection bits, CKOUT0SEL, in the clock configuration register 0 (RCU\_CFG0). The corresponding GPIO pin should be configured in the properly alternate function I/O (AFIO) mode to output the selected clock signal. The CK\_OUT1 is selected by CKOUT1SEL, in the clock configuration register 0 (RCU\_CFG0).

Table 4-1. Clock output 0 source select

Clock Source 0 Selection bits	Clock Source
00	CK_IRC16M
01	CK_LXTAL
10	CK_HXTAL
11	CK_PLLP

Table 4-2. Clock output 1 source select

Clock Source 1 Selection bits	Clock Source
00	CK_SYS
01	CK_PLLI2SR
10	CK_HXTAL
11	CK_PLLP

The CK\_OUT0 frequency can be reduced by a configurable binary divider, controlled by the CKOUT0DIV bits, in the clock configuration register (RCU\_CFG0).

The CK\_OUT1 frequency can be reduced by a configurable binary divider, controlled by the CKOUT1DIV bits, in the clock configuration register (RCU\_CFG0).

#### RTC clock measure

The three clock source of RTC clock, LXTAL, IRC32K, HXTAL divided by 2 to 31 (defined by RTCDIV bits in RCU\_CFG0), can be measured by TIMER. Then the user can get the clocks frequency, and adjust the RTC and FWDGT counter. Please refer to CI3\_RMP in TIMER4\_IRMP register and ITI1\_RMP in TIMER10\_IRMP register for detail.

#### Voltage control

The 1.2V domain voltage in Deep-sleep mode can be controlled by DSLPVS[2:0] bit in the Deep-sleep mode voltage register (RCU\_DSV).

Table 4-3. 1.2V domain voltage selected in deep-sleep mode

DSLPVS[2:0]	Deep-sleep mode voltage(V)
000	default value
001	default value-0.1
010	default value-0.2
011	default value-0.3



GD32A490 User Manual

The RCU\_DSV register are protected by voltage key register (RCU\_VKEY). Only after write 0x1A2B3C4D to the RCU\_VKEY, the RCU\_DSV register can be written.



# 4.3. Register definition

RCU base address: 0x4002 3800

# 4.3.1. Control register (RCU\_CTL)

Address offset: 0x00

Reset value: 0x0000 xx83 where x is undefined.

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
D		PLLSAIS	PLLSAIE	PLLI2SS	PLLI2SE		DUEN		D			OKMEN	HXTALB	HXTALST	HXTALE
Rese	erved	ТВ	N	ТВ	N	PLLSTB	PLLEN		Rese	rved		CKMEN	PS	В	N
		r	rw	r	rw	r	rw					rw	rw	r	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			IDO46MG	M. ID(7.01					ID	DAGNAD II.	1.01			IRC16MS	IRC16ME
	IRC16MCALIB[7:0]							IRC16MADJ[4:0]				Reserved	ТВ	N	
	r									rw				r	rw

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29	PLLSAISTB	PLLSAI clock stabilization flag
		Set by hardware to indicate if the PLLSAI output clock is stable and ready for use.
		0: PLLSAI is not stable
		1: PLLSAI is stable
28	PLLSAIEN	PLLSAI enable
		Set and reset by software. Reset by hardware when entering Deep-sleep or Standby
		mode.
		0: PLLSAI is switched off
		1: PLLSAI is switched on
27	PLLI2SSTB	PLLI2S clock stabilization flag
		Set by hardware to indicate if the PLLI2S output clock is stable and ready for use.
		0: PLLI2S is not stable
		1: PLLI2S is stable
26	PLLI2SEN	PLLI2S enable
		Set and reset by software. Reset by hardware when entering Deep-sleep or Standby
		mode.
		0: PLLI2S is switched off
		1: PLLI2S is switched on
25	PLLSTB	PLL clock stabilization flag
		Set by hardware to indicate if the PLL output clock is stable and ready for use.



GinaDevice	

digubevice		GD32A490 USEI Wallual
		0: PLL is not stable 1: PLL is stable
24	PLLEN	PLL enable  Set and reset by software. This bit cannot be reset if the PLL clock is used as the system clock. Reset by hardware when entering Deep-sleep or Standby mode.  0: PLL is switched off  1: PLL is switched on
23:20	Reserved	Must be kept at reset value.
19	CKMEN	HXTAL clock monitor enable  0: Disable the High speed 4 ~ 32 MHz crystal oscillator (HXTAL) clock monitor  1: Enable the High speed 4 ~ 32 MHz crystal oscillator (HXTAL) clock monitor  When the hardware detects that the HXTAL clock is stuck at a low or high state, the internal hardware will switch the system clock to be the internal high speed IRC16M RC clock. The way to recover the original system clock is by either an external reset, power on reset or clearing CKMIF by software.  Note: When the HXTAL clock monitor is enabled, the hardware will automatically
		enable the IRC16M internal RC oscillator regardless of the control bit, IRC16MEN, state.
18	HXTALBPS	High speed crystal oscillator (HXTAL) clock bypass mode enable The HXTALBPS bit can be written only if the HXTALEN is 0.  0: Disable the HXTAL Bypass mode  1: Enable the HXTAL Bypass mode in which the HXTAL output clock is equal to the input clock.
17	HXTALSTB	High speed crystal oscillator (HXTAL) clock stabilization flag  Set by hardware to indicate if the HXTAL oscillator is stable and ready for use.  0: HXTAL oscillator is not stable  1: HXTAL oscillator is stable
16	HXTALEN	High Speed crystal oscillator (HXTAL) enable  Set and reset by software. This bit cannot be reset if the HXTAL clock is used as the system clock or the PLL input clock when PLL clock is selected to the system clock. Reset by hardware when entering Deep-sleep or Standby mode.  0: High speed 4 ~ 32 MHz crystal oscillator disabled  1: High speed 4 ~ 32 MHz crystal oscillator enabled
15:8	IRC16MCALIB[7:0]	Internal 16MHz RC Oscillator calibration value register These bits are load automatically at power on.
7:3	IRC16MADJ[4:0]	Internal 16MHz RC Oscillator clock trim adjust value These bits are set by software. The trimming value is these bits (IRC16MADJ) added to the IRC16MCALIB[7:0] bits. The trimming value should trim the IRC16M to 16 MHz $\pm$ 1%.



_		
2	Reserved	Must be kept at reset value.
1	IRC16MSTB	IRC16M Internal 16MHz RC Oscillator stabilization flag
		Set by hardware to indicate if the IRC16M oscillator is stable and ready for use.
		0: IRC16M oscillator is not stable
		1: IRC16M oscillator is stable
0	IRC16MEN	Internal 16MHz RC oscillator enable
		Set and reset by software. This bit cannot be reset if the IRC16M clock is used as
		the system clock. Set by hardware when leaving Deep-sleep or Standby mode or
		the HXTAL clock is stuck at a low or high state when CKMEN is set.
		0: Internal 16 MHz RC oscillator disabled
		1: Internal 16 MHz RC oscillator enabled

## 4.3.2. PLL register (RCU\_PLL)

Address offset: 0x04

Reset value: 0x2400 3010

To configure the PLL clock, refer to the following formula:

CK\_PLLVCOSRC = CK\_PLLSRC / PLLPSC CK\_PLLVCO = CK\_PLLVCOSRC × PLLN

CK\_PLLP = CK\_PLLVCO / PLLP CK\_PLLQ = CK\_PLLVCO / PLLQ

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	28	21	20	25	24	23	22	21	20	19	10	17	10
	Reserved PLLSEL Reserved							PLLF	PLLP[1:0]						
					r	N			rw					r	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PLLN[8:0]											PLLPS	6C[5:0]		
												_			

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:24	PLLQ[3:0]	The PLL Q output frequency division factor from PLL VCO clock
		Set and reset by software when the PLL is disable. These bits used to generator
		PLL Q output clock (CK_PLLQ) from PLL VCO clock (CK_PLLVCO). The CK_PLLQ
		is used to UBSFS/USBHS (48MHz), TRNG (48MHz), or SDIO (≤48MHz). The
		CK_PLLVCO is described in PLLN bits in RCU_PLL register.
		0000: Reserved
		0001: Reserved
		0010: CK_PLLQ = CK_PLLVCO / 2
		0011: CK_PLLQ = CK_PLLVCO / 3
		0100: CK_PLLQ = CK_PLLVCO / 4



1111: CK_PLLQ = CK_PLL	.VCO / 15

23 Reserved Must be kept at reset value.

22 PLLSEL PLL clock source selection

Set and reset by software to control the PLL clock source.

0: IRC16M clock selected as source clock of PLL, PLLSAI, PLLI2S1: HXTAL clock selected as source clock of PLL, PLLSAI, PLLI2S

21:18 Reserved Must be kept at reset value.

17:16 PLLP[1:0] The PLLP output frequency division factor from PLL VCO clock

Set and reset by software when the PLL is disable. These bits used to generator PLLP output clock (CK\_PLLP) from PLL VCO clock (CK\_PLLVCO). The CK\_PLLP is used to system clock (no more than 240MHz). The CK\_PLLVCO is described in

00 : CK\_PLLP = CK\_PLLVCO / 2 01 : CK\_PLLP = CK\_PLLVCO / 4 10 : CK\_PLLP = CK\_PLLVCO / 6 11 : CK\_PLLP = CK\_PLLVCO / 8

PLLN bits in RCU\_PLL register.

15 Reserved Must be kept at reset value.

14:6 PLLN[8:0] The PLL VCO clock multiplication factor

Set and reset by software (only use word/half-word write) when the PLL is disable. These bits used to generator PLL VCO clock (CK\_PLLVCO) from PLL VCO source clock (CK\_PLLVCOSRC). The CK\_PLLVCOSRC is described in PLLPSC bits in RCU\_PLL register.

Note: The frequency of CK\_PLLVCO is between 100MHz to 500MHz

The value of PLLN must:

64≤PLLN≤500 (when SSCGON=0 in RCU\_PLLSSCTL)

69≤PLLN≤500 (when SSCGON=1/SS\_TYPE=0 in RCU\_PLLSSCTL) 71≤PLLN≤500 (when SSCGON=1/SS\_TYPE=1 in RCU\_PLLSSCTL)

000000000: Reserved 000000001: Reserved

. . .

000111111: Reserved

001000000: CK\_PLLVCO = CK\_PLLVCOSRC x 64. 001000001: CK\_PLLVCO = CK\_PLLVCOSRC x 65.

. . .

111110100: CK\_PLLVCO = CK\_PLLVCOSRC x 500.

111110101: Reserved

. . .

111111111: Reserved

5:0 PLLPSC[5:0] The PLL VCO source clock prescaler



Set and reset by software when the PLL is disable. These bits used to generate the clock of PLL VCO source clock (CK\_PLLVCOSRC), PLLSAI VCO source clock (CK\_PLLSAIVCOSRC), or PLLI2S VCO source clock (CK\_PLLI2SVCOSRC) from PLL source clock (CK\_PLLSRC) which described in PLLSEL in RCU\_PLL register.

The VCO source clock is between 1M to 2MHz.

000000: Reserved. 000001: Reserved

000010: CK\_PLLSRC / 2 000011: CK\_PLLSRC / 3

...

111111: CK\_PLLSRC / 63

# 4.3.3. Clock configuration register 0 (RCU\_CFG0)

Address offset: 0x08

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CKOUT	1SEL[1:0]	Ck	OUT1DIV[2	OUT1DIV[2:0] CKOUT0DIV[2:0] I2SSEL			СКОИТ	)SEL[1:0]	RTCDIV[4:0]						
ı	rw		rw			rw		rw	r	w			rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
A	APB2PSC[2:0] APB1PSC[2:0] Reserved			AHBPSC[3:0]			scs	S[1:0]	SCS	S[1:0]					
<u> </u>	rw			rw				DW.				r	r	rw/	

Bits	Fields	Descriptions
31:30	CKOUT1SEL[1:0]	CKOUT1 clock source selection
		Set and reset by software.
		00: System clock selected
		01: CK_PLLI2SR clock selected
		10: High Speed crystal oscillator clock (HXTAL) selected
		11: CK_PLLP clock selected
29:27	CKOUT1DIV[2:0]	The CK_OUT1 divider which the CK_OUT1 frequency can be reduced
		see bits 31:30 of RCU_CFG0 for CK_OUT1
		0xx: The CK_OUT1 is divided by 1
		100: The CK_OUT1 is divided by 2
		101: The CK_OUT1 is divided by 3
		110: The CK_OUT1 is divided by 4
		111: The CK_OUT1 is divided by 5
26:24	CKOUT0DIV[2:0]	The CK_OUT0 divider which the CK_OUT0 frequency can be reduced
		see bits 22:21 of RCU_CFG0 for CK_OUT0
		0xx: The CK_OUT0 is divided by 1
		100: The CK_OUT0 is divided by 2





Gigabevice		GD32A490 User Manual
		101: The CK_OUT0 is divided by 3
		110: The CK_OUT0 is divided by 4
		111: The CK_OUT0 is divided by 5
23	I2SSEL	I2S clock source selection
		Set and reset by software to control the I2S clock source.
		0: PLLI2S output clock selected as I2S source clock
		1: External I2S_CKIN PIN selected as I2S source clock
22:21	CKOUT0SEL[1:0]	CKOUT0 clock source selection
		Set and reset by software.
		00: Internal 16M RC oscillator clock selected
		01: Low speed crystal oscillator clock (LXTAL) selected
		10: High speed crystal oscillator clock (HXTAL) selected
		11: CK_PLLP clock selected
20:16	RTCDIV[4:0]	RTC clock divider factor
		Set and reset by software. These bits is used to generator clock for RTC (no more
		than 1MHz) from HXTAL clock.
		00000: no clock for RTC
		00001: no clock for RTC
		00010: CK_HXTAL / 2
		00011: CK_HXTAL / 3
		11111: CK_HXTAL / 31
15:13	APB2PSC[2:0]	APB2 prescaler selection
		Set and reset by software to control the APB2 clock division ratio.
		0xx: CK_AHB selected
		100: (CK_AHB / 2) selected
		101: (CK_AHB / 4) selected
		110: (CK_AHB / 8) selected
		111: (CK_AHB / 16) selected
12:10	APB1PSC[2:0]	APB1 prescaler selection
		Set and reset by software to control the APB1 clock division ratio.
		0xx: CK_AHB selected
		100: (CK_AHB / 2) selected
		101: (CK_AHB / 4) selected
		110: (CK_AHB / 8) selected
		111: (CK_AHB / 16) selected
9:8	Reserved	Must be kept at reset value.
7:4	AHBPSC[3:0]	AHB prescaler selection
		Set and reset by software to control the AHB clock division ratio
		0xxx: CK_SYS selected



1000: (CK\_SYS / 2) selected 1001: (CK\_SYS / 4) selected 1010: (CK\_SYS / 8) selected 1011: (CK\_SYS / 16) selected 1100: (CK\_SYS / 64) selected 1101: (CK\_SYS / 128) selected 1110: (CK\_SYS / 256) selected 1111: (CK\_SYS / 512) selected 3:2 SCSS[1:0] System clock switch status Set and reset by hardware to indicate the clock source of system clock. 00: select CK\_IRC16M as the CK\_SYS source 01: select CK\_HXTAL as the CK\_SYS source 10: select CK\_PLLP as the CK\_SYS source 11: reserved SCS[1:0] 1:0 System clock switch Set by software to select the CK\_SYS source. Because the change of CK\_SYS has inherent latency, software should read SCSS to confirm whether the switching is complete or not. The switch will be forced to IRC16M when leaving Deep-sleep and Standby mode or HXTAL failure is detected by HXTAL clock monitor when HXTAL is selected directly or indirectly as the clock source of CK\_SYS 00: select CK\_IRC16M as the CK\_SYS source 01: select CK\_HXTAL as the CK\_SYS source 10: select CK\_PLLP as the CK\_SYS source 11: reserved

#### 4.3.4. Clock interrupt register (RCU\_INT)

Address offset: 0x0C

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16
			Poor	erved				CKMIC	PLLSAI	PLLI2S	PLL	HXTALST	IRC16M	LXTAL	IRC32K
			Rese	erveu				CKIVIIC	STBIC	STBIC	STBIC	BIC	STBIC	STBIC	STBIC
								w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PLLSAI	PLLI2S	PLL	HXTAL	IRC16M	LXTAL	IRC32K	CKMIF	PLLSAI	PLLI2S	PLL	HXTAL	IRC16M	LXTAL	IRC32K
Reserved	STBIE	STBIE	STBIE	STBIE	STBIE	STBIE	STBIE	CKIVIIF	STBIF	STBIF	STBIF	STBIF	STBIF	STBIF	STBIF
	rw	rw	rw	rw	rw	rw	rw	r	r	r	r	r	r	r	r

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.



# GD32A490 User Manual

23	CKMIC	HXTAL clock stuck interrupt clear
		Write 1 by software to reset the CKMIF flag.
		0: Not reset CKMIF flag
		1: Reset CKMIF flag
22	PLLSAISTBIC	PLLSAI stabilization interrupt clear
		Write 1 by software to reset the PLLSAISTBIF flag.
		0: Not reset PLLSAISTBIF flag
		1: Reset PLLSAISTBIF flag
21	PLLI2SSTBIC	PLLI2S stabilization interrupt clear
		Write 1 by software to reset the PLLI2SSTBIF flag.
		0: Not reset PLLI2SSTBIF flag
		1: Reset PLLI2SSTBIF flag
20	PLLSTBIC	PLL stabilization interrupt clear
		Write 1 by software to reset the PLLSTBIF flag.
		0: Not reset PLLSTBIF flag
		1: Reset PLLSTBIF flag
19	HXTALSTBIC	HXTAL stabilization interrupt clear
		Write 1 by software to reset the HXTALSTBIF flag.
		0: Not reset HXTALSTBIF flag
		1: Reset HXTALSTBIF flag
18	IRC16MSTBIC	IRC16M stabilization interrupt clear
		Write 1 by software to reset the IRC16MSTBIF flag.
		0: Not reset IRC16MSTBIF flag
		1: Reset IRC16MSTBIF flag
17	LXTALSTBIC	LXTAL stabilization interrupt clear
		Write 1 by software to reset the LXTALSTBIF flag.
		0: Not reset LXTALSTBIF flag
		1: Reset LXTALSTBIF flag
16	IRC32KSTBIC	IRC32K stabilization interrupt clear
		Write 1 by software to reset the IRC32KSTBIF flag.
		0: Not reset IRC32KSTBIF flag
		1: Reset IRC32KSTBIF flag
15	Reserved	Must be kept at reset value.
14	PLLSAISTBIE	PLLSAI stabilization interrupt enable
		Set and reset by software to enable/disable the PLLSAI stabilization interrupt.
		0: Disable the PLLSAI stabilization interrupt
		1: Enable the PLLSAI stabilization interrupt
13	PLLI2SSTBIE	PLLI2S stabilization interrupt enable
		Set and reset by software to enable/disable the PLLI2S stabilization interrupt.
		107



# GD32A490 User Manual

		OBOZI (100 OCCI Mariaa)
		Disable the PLLI2S stabilization interrupt     Enable the PLLI2S stabilization interrupt
12	PLLSTBIE	PLL stabilization interrupt enable  Set and reset by software to enable/disable the PLL stabilization interrupt.  0: Disable the PLL stabilization interrupt  1: Enable the PLL stabilization interrupt
11	HXTALSTBIE	HXTAL stabilization interrupt enable  Set and reset by software to enable/disable the HXTAL stabilization interrupt  0: Disable the HXTAL stabilization interrupt  1: Enable the HXTAL stabilization interrupt
10	IRC16MSTBIE	IRC16M stabilization interrupt enable  Set and reset by software to enable/disable the IRC16M stabilization interrupt  0: Disable the IRC16M stabilization interrupt  1: Enable the IRC16M stabilization interrupt
9	LXTALSTBIE	LXTAL stabilization interrupt enable  LXTAL stabilization interrupt enable/disable control  0: Disable the LXTAL stabilization interrupt  1: Enable the LXTAL stabilization interrupt
8	IRC32KSTBIE	IRC32K stabilization interrupt enable IRC32K stabilization interrupt enable/disable control 0: Disable the IRC32K stabilization interrupt 1: Enable the IRC32K stabilization interrupt
7	CKMIF	HXTAL clock stuck interrupt flag Set by hardware when the HXTAL clock is stuck. Reset when setting the CKMIC bit by software. 0: Clock operating normally 1: HXTAL clock stuck
6	PLLSAISTBIF	PLLSAI stabilization interrupt flag Set by hardware when the PLLSAI is stable and the PLLSAISTBIE bit is set. Reset when setting the PLLSAISTBIC bit by software.  0: No PLLSAI stabilization interrupt generated  1: PLLSAI stabilization interrupt generated
5	PLLI2SSTBIF	PLLI2S stabilization interrupt flag Set by hardware when the PLLI2S is stable and the PLLI2SSTBIE bit is set. Reset when setting the PLLI2SSTBIC bit by software.  0: No PLLI2S stabilization interrupt generated  1: PLLI2S stabilization interrupt generated
4	PLLSTBIF	PLL stabilization interrupt flag Set by hardware when the PLL is stable and the PLLSTBIE bit is set.



Reset when setting the PLLSTBIC bit by software. 0: No PLL stabilization interrupt generated 1: PLL stabilization interrupt generated **HXTALSTBIF** 3 HXTAL stabilization interrupt flag Set by hardware when the High speed 4 ~ 32 MHz crystal oscillator clock is stable and the HXTALSTBIE bit is set. Reset when setting the HXTALSTBIC bit by software. 0: No HXTAL stabilization interrupt generated 1: HXTAL stabilization interrupt generated 2 **IRC16MSTBIF** IRC16M stabilization interrupt flag Set by hardware when the Internal 16 MHz RC oscillator clock is stable and the IRC16MSTBIE bit is set. Reset when setting the IRC16MSTBIC bit by software. 0: No IRC16M stabilization interrupt generated 1: IRC16M stabilization interrupt generated **LXTALSTBIF** 1 LXTAL stabilization interrupt flag Set by hardware when the Low speed 32,768 Hz crystal oscillator clock is stable and the LXTALSTBIE bit is set. Reset when setting the LXTALSTBIC bit by software. 0: No LXTAL stabilization interrupt generated 1: LXTAL stabilization interrupt generated **IRC32KSTBIF** 0 IRC32K stabilization interrupt flag Set by hardware when the Internal 32kHz RC oscillator clock is stable and the IRC32KSTBIE bit is set. Reset when setting the IRC32KSTBIC bit by software. 0: No IRC32K stabilization clock ready interrupt generated 1: IRC32K stabilization interrupt generated

#### 4.3.5. AHB1 reset register (RCU\_AHB1RST)

Address offset: 0x10

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
D		USBHSR		Decembed		ENETRS	ENETRS Reserved		DMA1RS	DMA0RS			December		
Reserved		ST		Reserved		Т			Т	Т	Reserved				
		rw				rw		rw	rw	rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			CRCRST		Reserved		PIRST	PHRST	PGRST	PFRST	PERST	PDRST	PCRST	PBRST	PARST
			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw



Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29	USBHSRST	USBHS reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the USBHS
28:26	Reserved	Must be kept at reset value.
25	ENETRST	Ethernet reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the Ethernet
24	Reserved	Must be kept at reset value.
23	IPARST	IPA reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the IPA
22	DMA1RST	DMA1 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the DMA1
21	DMA0RST	DMA0 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the DMA0
20:13	Reserved	Must be kept at reset value.
12	CRCRST	CRC reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the CRC
11:9	Reserved	Must be kept at reset value.
8	PIRST	GPIO port I reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the GPIO port I
7	PHRST	GPIO port H reset
		This bit is set and reset by software.
		0: No reset



		1: Reset the GPIO port H
6	PGRST	GPIO port G reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the GPIO port G
5	PFRST	GPIO port F reset
		This bit is set and reset by software.  0: No reset
		1: Reset the GPIO port F
4	PERST	GPIO port E reset
		This bit is set and reset by software.  0: No reset
		1: Reset the GPIO port E
3	PDRST	GPIO port D reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the GPIO port D
2	PCRST	GPIO port C reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the GPIO port C
1	PBRST	GPIO port B reset
		This bit is set and reset by software.
		0: No reset 1: Reset the GPIO port B
_		
0	PARST	GPIO port A reset  This bit is set and reset by software.
		0: No reset
		1: Reset the GPIO port A
4.3.6.	AHB2 reset re	egister (RCU_AHB2RST)
	Address offset: 0:	x14
	Reset value: 0x00	000 0000
	This register can	be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).
31 30	29 28 27	26 25 24 23 22 21 20 19 18 17 16
		Reserved

11 10



## GD32A490 User Manual

Burnet	USBFSR	TRNGRS		DOIDOT
Reserved	ST	Т	Reserved	DCIRST

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	USBFSRST	USBFS reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the USBFS
6	TRNGRST	TRNG reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the TRNG
5:1	Reserved	Must be kept at reset value.
0	DCIRST	DCI reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the DCI

## 4.3.7. AHB3 reset register (RCU\_AHB3RST)

Address offset: 0x18

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

			-			-				•	•	•			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														EXMCRS	
							Reserved								т

rw

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	EXMCRST	EXMC reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the EXMC



## 4.3.8. APB1 reset register (RCU\_APB1RST)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART7R	UART6R	DAODOT	DMUDOT	December	CAN1RS	CAN0RS	December	IOOODOT	IOO4DOT	IOOODOT	UART4R	UART3R	USART2	USART1	Description
ST	ST	DACRST	PMURST	Reserved	Т	Т	Reserved	12C2R51	I2C1RST	12C0R51	ST	ST	RST	RST	Reserved
rw	rw	rw	rw		rw	rw		rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODIODOT	ODUDOT			WWDGT			TIMER13	TIMER12	TIMER11	TIMER6R	TIMER5R	TIMER4R	TIMER3R	TIMER2R	TIMER1R
SPI2RST	SPI1RST	Rese	erved	RST	Rese	Reserved		RST	RST	ST	ST	ST	ST	ST	ST
rw	rw	•	•	rw	rw			rw							

Bits	Fields	Descriptions
31	UART7RST	UART7 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the UART7
30	UART6RST	UART6 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the UART6
29	DACRST	DAC reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the DAC
28	PMURST	PMU reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the PMU
27	Reserved	Must be kept at reset value.
26	CAN1RST	CAN1 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the CAN1
25	CAN0RST	CAN0 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the CAN0



algabevice			ODJZA-30 OSCI Maridar
24	Reserved	Must be kept at reset value.	
23	I2C2RST	I2C2 reset This bit is set and reset by software. 0: No reset 1: Reset the I2C2	
22	I2C1RST	I2C1 reset This bit is set and reset by software. 0: No reset 1: Reset the I2C1	
21	I2C0RST	I2C0 reset This bit is set and reset by software. 0: No reset 1: Reset the I2C0	
20	UART4RST	UART4 reset This bit is set and reset by software. 0: No reset 1: Reset the UART4	
19	UART3RST	UART3 reset This bit is set and reset by software. 0: No reset 1: Reset the UART3	
18	USART2RST	USART2 reset This bit is set and reset by software. 0: No reset 1: Reset the USART2	
17	USART1RST	USART1 reset This bit is set and reset by software. 0: No reset 1: Reset the USART1	
16	Reserved	Must be kept at reset value.	
15	SPI2RST	SPI2 reset This bit is set and reset by software. 0: No reset 1: Reset the SPI2	
14	SPI1RST	SPI1 reset This bit is set and reset by software. 0: No reset 1: Reset the SPI1	



			ODOZI (100 OOOI Mariaal
13:12	Reserved	Must be kept at reset value.	
11	WWDGTRST	WWDGT reset This bit is set and reset by software. 0: No reset 1: Reset the WWDGT	
10:9	Reserved	Must be kept at reset value.	
8	TIMER13RST	TIMER13 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER13	
7	TIMER12RST	TIMER12 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER12	
6	TIMER11RST	TIMER11 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER11	
5	TIMER6RST	TIMER6 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER6	
4	TIMER5RST	TIMER5 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER5	
3	TIMER4RST	TIMER4 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER4	
2	TIMER3RST	TIMER3 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER3	
1	TIMER2RST	TIMER2 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER2	



0 TIMER1RST TIMER1 reset

This bit is set and reset by software.

0: No reset

1: Reset the TIMER1

## 4.3.9. APB2 reset register (RCU\_APB2RST)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			TLIRST		Rese	ned		SDISPST	SPI4RST		TIMER10	TIMER9R	TIMER8R
		Reserved			TEINOT	Noserved				3F13K31		Reserved	RST	ST	ST
					rw					rw	rw		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SYSCFG		ODIODOT	ODIODOT.						USART5	USART0	1		TIMER7R	TIMER0R
Reserved	RST	SPI3RST	SPI0RST	SDIORST	Rese	rved	ADCRST	Reserved		RST	RST	Reserved		ST	ST
	rw	rw	rw	rw						rw	rw			rw	rw

Fields	Descriptions
Reserved	Must be kept at reset value.
TLIRST	TLI reset
	This bit is set and reset by software.
	0: No reset
	1: Reset the TLI
Reserved	Must be kept at reset value.
SPI5RST	SPI5 reset
	This bit is set and reset by software.
	0: No reset
	1: Reset the SPI5
SPI4RST	SPI4 reset
	This bit is set and reset by software.
	0: No reset
	1: Reset the SPI4
Reserved	Must be kept at reset value.
TIMER10RST	TIMER10 reset
	This bit is set and reset by software.
	0: No reset
	1: Reset the TIMER10
	Reserved TLIRST  Reserved SPI5RST  SPI4RST



			OBOZI (100 OOOI Mariaar
17	TIMER9RST	TIMER9 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER9	
16	TIMER8RST	TIMER8 reset This bit is set and reset by software. 0: No reset 1: Reset the TIMER8	
15	Reserved	Must be kept at reset value.	
14	SYSCFGRST	SYSCFG reset This bit is set and reset by software. 0: No reset 1: Reset the SYSCFG	
13	SPI3RST	SPI3 reset This bit is set and reset by software. 0: No reset 1: Reset the SPI3	
12	SPIORST	SPI0 reset This bit is set and reset by software. 0: No reset 1: Reset the SPI0	
11	SDIORST	SDIO reset This bit is set and reset by software. 0: No reset 1: Reset the SDIO	
10:9	Reserved	Must be kept at reset value.	
8	ADCRST	ADC reset This bit is set and reset by software. 0: No reset 1: Reset the all ADCs	
7:6	Reserved	Must be kept at reset value.	
5	USART5RST	USART5 reset This bit is set and reset by software. 0: No reset 1: Reset the USART5	
4	USART0RST	USART0 reset This bit is set and reset by software. 0: No reset	



		1: Reset the USART0
3:2	Reserved	Must be kept at reset value.
1	TIMER7RST	TIMER7 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the TIMER7
0	TIMERORST	TIMER0 reset
		This bit is set and reset by software.
		0: No reset
		1: Reset the TIMER0

## 4.3.10. AHB1 enable register (RCU\_AHB1EN)

Address offset: 0x30 Reset value: 0x0010 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Danamad		USBHSE	ENETPT	ENETRX	ENETTX		Danier	IDAEN	DMAJEN	DMAGEN	TCMSRA		BKPSRA		
Reserved	LPIEN	N	PEN	EN	EN	ENETEN	Reserved	IPAEN	DMATEN	DMA0EN	MEN	Reserved	MEN	Kese	erved
	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw		rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		CRCEN		Reserved		PIEN	PHEN	PGEN	PFEN	PEEN	PDEN	PCEN	PBEN	PAEN
			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30	USBHSULPIEN	USBHS ULPI clock enable
		This bit is set and reset by software.
		0: Disabled USBHS ULPI clock
		1: Enabled USBHS ULPI clock
29	USBHSEN	USBHS clock enable
		This bit is set and reset by software.
		0: Disabled USBHS clock
		1: Enabled USBHS clock
28	ENETPTPEN	Ethernet PTP clock enable
		This bit is set and reset by software.
		0: Disabled Ethernet PTP clock
		1: Enabled Ethernet PTP clock
27	ENETRXEN	Ethernet RX clock enable





-		<u> </u>
		This bit is set and reset by software.  0: Disabled Ethernet RX clock  1: Enabled Ethernet RX clock
26	ENETTXEN	Ethernet TX clock enable This bit is set and reset by software. 0: Disabled Ethernet TX clock 1: Enabled Ethernet TX clock
25	ENETEN	Ethernet clock enable This bit is set and reset by software. 0: Disabled Ethernet clock 1: Enabled Ethernet clock
24	Reserved	Must be kept at reset value.
23	IPAEN	IPA clock enable This bit is set and reset by software. 0: Disabled IPA clock 1: Enabled IPA clock
22	DMA1EN	DMA1 clock enable  This bit is set and reset by software.  0: Disabled DMA1 clock  1: Enabled DMA1 clock
21	DMA0EN	DMA0 clock enable This bit is set and reset by software. 0: Disabled DMA0 clock 1: Enabled DMA0 clock
20	TCMSRAMEN	TCMSRAM clock enable This bit is set and reset by software. 0: Disabled TCMSRAM clock 1: Enabled TCMSRAM clock
19	Reserved	Must be kept at reset value.
18	BKPSRAMEN	BKPSRAM clock enable This bit is set and reset by software. 0: Disabled BKPSRAM clock 1: Enabled BKPSRAM clock
17:13	Reserved	Must be kept at reset value.
12	CRCEN	CRC clock enable This bit is set and reset by software. 0: Disabled CRC clock 1: Enabled CRC clock




algabevice			ODOZATOO OSCI Maridai
11:9	Reserved	Must be kept at reset value.	
8	PIEN	GPIO port I clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port I clock	
		1: Enabled GPIO port I clock	
7	PHEN	GPIO port H clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port H clock	
		1: Enabled GPIO port H clock	
6	PGEN	GPIO port G clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port G clock	
		1: Enabled GPIO port G clock	
5	PFEN	GPIO port F clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port F clock	
		1: Enabled GPIO port F clock	
4	PEEN	GPIO port E clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port E clock	
		1: Enabled GPIO port E clock	
3	PDEN	GPIO port D clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port D clock	
		1: Enabled GPIO port D clock	
2	PCEN	GPIO port C clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port C clock	
		1: Enabled GPIO port C clock	
1	PBEN	GPIO port B clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port B clock	
		1: Enabled GPIO port B clock	
0	PAEN	GPIO port A clock enable	
		This bit is set and reset by software.	
		0: Disabled GPIO port A clock	
		1: Enabled GPIO port A clock	



#### 4.3.11. AHB2 enable register (RCU\_AHB2EN)

Address offset: 0x34 Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).



Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	USBFSEN	USBFS clock enable
		This bit is set and reset by software.
		0: Disabled USBFS clock
		1: Enabled USBFS clock
6	TRNGEN	TRNG clock enable
		This bit is set and reset by software.
		0: Disabled TRNG clock
		1: Enabled TRNG clock
5:1	Reserved	Must be kept at reset value.
0	DCIEN	DCI clock enable
		This bit is set and reset by software.
		0: Disabled DCI clock
		1: Enabled DCI clock

#### 4.3.12. AHB3 enable register (RCU\_AHB3EN)

Address offset: 0x38 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								EXMCEN



Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	EXMCEN	EXMC clock enable
		This bit is set and reset by software.
		0: Disabled EXMC clock
		1: Enabled EXMC clock

## 4.3.13. APB1 enable register (RCU\_APB1EN)

Address offset: 0x40 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART7E	UART6E	DAGEN	DMUEN	Dd	CANAEN	CANGEN	December	IOOOFN	IOO4EN	IOOOFN	UART4E	UART3E	USART2		Danamad
N	N	DACEN	PMUEN	Reserved	CANTEN	CANUEN	Reserved	I2C2EN	I2C1EN	I2C0EN	N	N	EN	EN	Reserved
rw	rw	rw	rw		rw	rw		rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODIOEN	ODIJENI			WWDGT	1		TIMER13	TIMER12	TIMER11	TIMER6E	TIMER5E	TIMER4E	TIMER3E	TIMER2E	TIMER1E
SPI2EN	SPI1EN	Rese	ervea	EN	Rese	ervea	EN	EN	EN	N	N	N	N	N	N
rw	rw	•		rw	•	•	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	UART7EN	UART7 clock enable
		This bit is set and reset by software.
		0: Disabled UART7 clock
		1: Enabled UART7 clock
30	UART6EN	UART6 clock enable
		This bit is set and reset by software.
		0: Disabled UART6 clock
		1: Enabled UART6 clock
29	DACEN	DAC clock enable
		This bit is set and reset by software.
		0: Disabled DAC clock
		1: Enabled DAC clock
28	PMUEN	PMU clock enable
		This bit is set and reset by software.
		0: Disabled PMU clock
		1: Enabled PMU clock
27	Reserved	Must be kept at reset value.



			ODOZI (100 OOOI Mariaal
26	CAN1EN	CAN1 clock enable	
		This bit is set and reset by software.	
		0: Disabled CAN1 clock	
		1: Enabled CAN1 clock	
25	CAN0EN	CAN0 clock enable	
		This bit is set and reset by software.	
		0: Disabled CAN0 clock	
		1: Enabled CAN0 clock	
24	Reserved	Must be kept at reset value.	
23	I2C2EN	I2C2 clock enable	
		This bit is set and reset by software.	
		0: Disabled I2C2 clock	
		1: Enabled I2C2 clock	
22	I2C1EN	I2C1 clock enable	
		This bit is set and reset by software.	
		0: Disabled I2C1 clock	
		1: Enabled I2C1 clock	
21	I2C0EN	I2C0 clock enable	
		This bit is set and reset by software.	
		0: Disabled I2C0 clock	
		1: Enabled I2C0 clock	
20	UART4EN	UART4 clock enable	
		This bit is set and reset by software.	
		0: Disabled UART4 clock	
		1: Enabled UART4 clock	
19	UART3EN	UART3 clock enable	
		This bit is set and reset by software.	
		0: Disabled UART3 clock	
		1: Enabled UART3 clock	
18	USART2EN	USART2 clock enable	
		This bit is set and reset by software.	
		0: Disabled USART2 clock	
		1: Enabled USART2 clock	
17	USART1EN	USART1 clock enable	
		This bit is set and reset by software.	
		0: Disabled USART1 clock	
		1: Enabled USART1 clock	
16	Reserved	Must be kept at reset value.	
. •			



15	SPI2EN	SPI2 clock enable	
		This bit is set and reset by software.	
		0: Disabled SPI2 clock	
		1: Enabled SPI2 clock	
14	SPI1EN	SPI1 clock enable	
		This bit is set and reset by software.	
		0: Disabled SPI1 clock	
		1: Enabled SPI1 clock	
13:12	Reserved	Must be kept at reset value.	
11	WWDGTEN	WWDGT clock enable	
		This bit is set and reset by software.	
		0: Disabled WWDGT clock	
		1: Enabled WWDGT clock	
10:9	Reserved	Must be kept at reset value.	
8	TIMER13EN	TIMER13 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER13 clock	
		1: Enabled TIMER13 clock	
7	TIMER12EN	TIMER12 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER12 clock	
		1: Enabled TIMER12 clock	
6	TIMER11EN	TIMER11 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER11 clock	
		1: Enabled TIMER11 clock	
5	TIMER6EN	TIMER6 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER6 clock	
		1: Enabled TIMER6 clock	
4	TIMER5EN	TIMER5 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER5 clock	
		1: Enabled TIMER5 clock	
3	TIMER4EN	TIMER4 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER4 clock	
		1: Enabled TIMER4 clock	



-			
2	TIMER3EN	TIMER3 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER3 clock	
		1: Enabled TIMER3 clock	
1	TIMER2EN	TIMER2 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER2 clock	
		1: Enabled TIMER2 clock	
0	TIMER1EN	TIMER1 clock enable	
		This bit is set and reset by software.	
		0: Disabled TIMER1 clock	
		1: Enabled TIMER1 clock	

# 4.3.14. APB2 enable register (RCU\_APB2EN)

Address offset: 0x44

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													TIMER10	TIMER9E	TIMER8E
	Reserved TLIEN Reserved						erved		SPI5EN	SPI4EN	Reserved	EN	N	N	
					rw					rw	rw		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SYSCFG		ODIOEN	OBIOEN	100051	100151	4000511	Reserved		USART5	USART0			TIMER7E	TIMER0E
Reserved	EN	SPI3EN	SPI0EN	SDIOEN	ADC2EN	ADC1EN	ADC0EN			EN	EN	Reserved		N	N
	rw	rw	rw	rw	rw	rw	rw			rw	rw			rw	rw

Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value.
26	TLIEN	TLI clock enable
		This bit is set and reset by software.
		0: Disabled TLI clock
		1: Enabled TLI clock
25:22	Reserved	Must be kept at reset value.
21	SPI5EN	SPI5 clock enable
		This bit is set and reset by software.
		0: Disabled SPI5 clock
		1: Enabled SPI5 clock
20	SPI4EN	SPI4 clock enable
		This bit is set and reset by software.



3			000, 1100	CCCI	iviaii
-		0: Disabled SPI4 clock			
		1: Enabled SPI4 clock			
19	Reserved	Must be kept at reset value.			
18	TIMER10EN	TIMER10 clock enable			
		This bit is set and reset by software.			
		0: Disabled TIMER10 clock			
		1: Enabled TIMER10 clock			
17	TIMER9EN	TIMER9 clock enable			
		This bit is set and reset by software.			
		0: Disabled TIMER9 clock			
		1: Enabled TIMER9 clock			
16	TIMER8EN	TIMER8 clock enable			
		This bit is set and reset by software.			
		0: Disabled TIMER8 clock			
		1: Enabled TIMER8 clock			
15	Reserved	Must be kept at reset value.			
14	SYSCFGEN	SYSCFG clock enable			
		This bit is set and reset by software.			
		0: Disabled SYSCFG clock			
		1: Enabled SYSCFG clock			
13	SPI3EN	SPI3 clock enable			
		This bit is set and reset by software.			
		0: Disabled SPI3 clock			
		1: Enabled SPI3 clock			
12	SPI0EN	SPI0 clock enable			
		This bit is set and reset by software.			
		0: Disabled SPI0 clock			
		1: Enabled SPI0 clock			
11	SDIOEN	SDIO clock enable			
		This bit is set and reset by software.			
		0: Disabled SDIO clock			
		1: Enabled SDIO clock			
10	ADC2EN	ADC2 clock enable			
		This bit is set and reset by software.			
		0: Disabled ADC2 clock			
		1: Enabled ADC2 clock			
9	ADC1EN	ADC1 clock enable			
		This bit is set and reset by software.			



algabetice			OD02/1400	OSCI Mariaai
		0: Disabled ADC1 clock		
		1: Enabled ADC1 clock		
8	ADC0EN	ADC0 clock enable		
		This bit is set and reset by software.		
		0: Disabled ADC0 clock		
		1: Enabled ADC0 clock		
7:6	Reserved	Must be kept at reset value.		
5	USART5EN	USART5 clock enable		
		This bit is set and reset by software.		
		0: Disabled USART5 clock		
		1: Enabled USART5 clock		
4	USART0EN	USART0 clock enable		
		This bit is set and reset by software.		
		0: Disabled USART0 clock		
		1: Enabled USART0 clock		
3:2	Reserved	Must be kept at reset value.		
1	TIMER7EN	TIMER7 clock enable		
		This bit is set and reset by software.		
		0: Disabled TIMER7 clock		
		1: Enabled TIMER7 clock		
0	TIMER0EN	TIMER0 clock enable		
		This bit is set and reset by software.		
		0: Disabled TIMER0 clock		
		1: Enabled TIMER0 clock		

# 4.3.15. AHB1 sleep mode enable register (RCU\_AHB1SPEN)

Address offset: 0x50

Reset value: 0x7EEF 91FF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	USBHSU	USBHSS	ENETPT	ENETRX	ENETTX	ENETSP	Reserved	IDACDEN		DMA0SP	Reserved	SRAM2S	BKPSRA	SRAM1S	SRAM0S
Reserved	LPISPEN	PEN	PSPEN	SPEN	SPEN	EN	Reserved	IFASFLIN	EN	EN	Reserved	PEN	MSPEN	PEN	PEN
	rw	rw	rw	rw	rw	rw		rw	rw	rw		rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FMCSPE	Door	CRCSPE		PISPEN	DUCDEN	DCCDEN	DECDEN	DECDEN	DDCDEN	DCCDEN	DDCDEN	DACDEN			
N	Reserved Reserved N		FIOPEN	FHOPEN	PGSPEN	FFOPEN	FESPEN	FDOPEN	FUSPEN	FDOPEN	FASPEN				
rw			rw				rw	rw	rw	rw	rw	rw	rw	rw	rw





Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30	USBHSULPISPEN	USBHS ULPI clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled USBHS ULPI clock when sleep mode
		1: Enabled USBHS ULPI clock when sleep mode
29	USBHSSPEN	USBHS clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled USBHS clock when sleep mode
		1: Enabled USBHS clock when sleep mode
28	ENETPTPSPEN	Ethernet PTP clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled Ethernet PTP clock when sleep mode
		1: Enabled Ethernet PTP clock when sleep mode
27	ENETRXSPEN	Ethernet RX clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled Ethernet RX clock when sleep mode
		1: Enabled Ethernet RX clock when sleep mode
26	ENETTXSPEN	Ethernet TX clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled Ethernet TX clock when sleep mode
		1: Enabled Ethernet TX clock when sleep mode
25	ENETSPEN	Ethernet clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled Ethernet clock when sleep mode
		1: Enabled Ethernet clock when sleep mode
24	Reserved	Must be kept at reset value.
23	IPASPEN	IPA clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled IPA clock when sleep mode
		1: Enabled IPA clock when sleep mode
22	DMA1SPEN	DMA1 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled DMA1 clock when sleep mode
		1: Enabled DMA1 clock when sleep mode
21	DMA0SPEN	DMA0 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled DMA0 clock when sleep mode



		1: Enabled DMA0 clock when sleep mode
20	Reserved	Must be kept at reset value.
19	SRAM2SPEN	SRAM2 clock enable when sleep mode This bit is set and reset by software. 0: Disabled SRAM2 clock when sleep mode 1: Enabled SRAM2 clock when sleep mode
18	BKPSRAMSPEN	BKPSRAM clock enable when sleep mode This bit is set and reset by software.  0: Disabled BKPSRAM clock when sleep mode 1: Enabled BKPSRAM clock when sleep mode
17	SRAM1SPEN	SRAM1 clock enable when sleep mode This bit is set and reset by software.  0: Disabled SRAM1 clock when sleep mode 1: Enabled SRAM1 clock when sleep mode
16	SRAM0SPEN	SRAM0 clock enable when sleep mode This bit is set and reset by software. 0: Disabled SRAM0 clock when sleep mode 1: Enabled SRAM0 clock when sleep mode
15	FMCSPEN	FMC clock enable when sleep mode This bit is set and reset by software. 0: Disabled FMC clock when sleep mode 1: Enabled FMC clock when sleep mode
14:13	Reserved	Must be kept at reset value.
12	CRCSPEN	CRC clock enable when sleep mode This bit is set and reset by software. 0: Disabled CRC clock when sleep mode 1: Enabled CRC clock when sleep mode
11:9	Reserved	Must be kept at reset value.
8	PISPEN	GPIO port I clock enable when sleep mode This bit is set and reset by software.  0: Disabled GPIO port I clock when sleep mode 1: Enabled GPIO port I clock when sleep mode
7	PHSPEN	GPIO port H clock enable when sleep mode  This bit is set and reset by software.  0: Disabled GPIO port H clock when sleep mode  1: Enabled GPIO port H clock when sleep mode
6	PGSPEN	GPIO port G clock enable when sleep mode This bit is set and reset by software.



Giganevice		GD32A490 User Manual
		0: Disabled GPIO port G clock when sleep mode
		1: Enabled GPIO port G clock when sleep mode
5	PFSPEN	GPIO port F clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port F clock when sleep mode
		1: Enabled GPIO port F clock when sleep mode
4	PESPEN	GPIO port E clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port E clock when sleep mode
		1: Enabled GPIO port E clock when sleep mode
3	PDSPEN	GPIO port D clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port D clock when sleep mode
		1: Enabled GPIO port D clock when sleep mode
2	PCSPEN	GPIO port C clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port C clock when sleep mode
		1: Enabled GPIO port C clock when sleep mode
1	PBSPEN	GPIO port B clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port B clock when sleep mode
		1: Enabled GPIO port B clock when sleep mode
0	PASPEN	GPIO port A clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled GPIO port A clock when sleep mode
		1: Enabled GPIO port A clock when sleep mode

## 4.3.16. AHB2 sleep mode enable register (RCU\_AHB2SPEN)

26

Address offset: 0x54 Reset value: 0x0000 00C1

30

31

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

24

Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									TRNGSP						DOIODEN
			Rese	erved				PEN	EN			Reserved			DCISPEN

17

16




Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	USBFSSPEN	USBFS clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled USBFS clock when sleep mode
		1: Enabled USBFS clock when sleep mode
6	TRNGSPEN	TRNG clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TRNG clock when sleep mode
		1: Enabled TRNG clock when sleep mode
5:1	Reserved	Must be kept at reset value.
0	DCISPEN	DCI clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled DCI clock when sleep mode
		1: Enabled DCI clock when sleep mode

## 4.3.17. AHB3 sleep mode enable register (RCU\_AHB3SPEN)

Address offset: 0x58 Reset value: 0x0000 0001

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).



Bits	Fields	Descriptions	
31:1	Reserved	Must be kept at reset value.	
0	EXMCSPEN	EXMC clock enable when sleep mode	
		This bit is set and reset by software.	
		0: Disabled EXMC clock when sleep mode	
		1: Enabled EXMC clock when sleep mode	

## 4.3.18. APB1 sleep mode enable register (RCU\_APB1SPEN)

Address offset: 0x60

Reset value: 0xF6FE C9FF



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UART7S	UART6S	DACSPE	PMUSPE	Danasad	CAN1SP	CAN0SP	December	I2C2SPE	I2C1SPE	I2C0SPE	UART4S	UART3S	USART2	USART1	Danamad
PEN	PEN	N	N	Reserved	EN	EN	Reserved	N	N	N	PEN	PEN	SPEN	SPEN	Reserved
rw	rw	rw	rw		rw	rw		rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI2SPE	SPI1SPE	D		WWDGT	Descri		TIMER13	TIMER12	TIMER11	TIMER6S	TIMER5S	TIMER4S	TIMER3S	TIMER2S	TIMER1S
N	N	Rese	ervea	SPEN	Kese	erved	SPEN	SPEN	SPEN	PEN	PEN	PEN	PEN	PEN	PEN
rw	rw			rw			rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31	UART7SPEN	UART7 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled UART7 clock when sleep mode
		1: Enabled UART7 clock when sleep mode
30	UART6SPEN	UART6 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled UART6 clock when sleep mode
		1: Enabled UART6 clock when sleep mode
29	DACSPEN	DAC clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled DAC clock when sleep mode
		1: Enabled DAC clock when sleep mode
28	PMUSPEN	PMU clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled PMU clock when sleep mode
		1: Enabled PMU clock when sleep mode
27	Reserved	Must be kept at reset value.
26	CAN1SPEN	CAN1 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled CAN1 clock when sleep mode
		1: Enabled CAN1 clock when sleep mode
25	CAN0SPEN	CAN0 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled CAN0 clock when sleep mode
		1: Enabled CAN0 clock when sleep mode
24	Reserved	Must be kept at reset value.
23	I2C2SPEN	I2C2 clock enable when sleep mode
		This bit is set and reset by software.



		OD.
		0: Disabled I2C2 clock when sleep mode 1: Enabled I2C2 clock when sleep mode
22	I2C1SPEN	I2C1 clock enable when sleep mode This bit is set and reset by software. 0: Disabled I2C1 clock when sleep mode 1: Enabled I2C1 clock when sleep mode
21	I2C0SPEN	I2C0 clock enable when sleep mode This bit is set and reset by software. 0: Disabled I2C0 clock when sleep mode 1: Enabled I2C0 clock when sleep mode
20	UART4SPEN	UART4 clock enable when sleep mode This bit is set and reset by software. 0: Disabled UART4 clock when sleep mode 1: Enabled UART4 clock when sleep mode
19	UART3SPEN	UART3 clock enable when sleep mode This bit is set and reset by software. 0: Disabled UART3 clock when sleep mode 1: Enabled UART3 clock when sleep mode
18	USART2SPEN	USART2 clock enable when sleep mode This bit is set and reset by software. 0: Disabled USART2 clock when sleep mode 1: Enabled USART2 clock when sleep mode
17	USART1SPEN	USART1 clock enable when sleep mode This bit is set and reset by software. 0: Disabled USART1 clock when sleep mode 1: Enabled USART1 clock when sleep mode
16	Reserved	Must be kept at reset value.
15	SPI2SPEN	SPI2 clock enable when sleep mode This bit is set and reset by software. 0: Disabled SPI2 clock when sleep mode 1: Enabled SPI2 clock when sleep mode
14	SPI1SPEN	SPI1 clock enable when sleep mode This bit is set and reset by software. 0: Disabled SPI1 clock when sleep mode 1: Enabled SPI1 clock when sleep mode
13:12	Reserved	Must be kept at reset value.
11	WWDGTSPEN	WWDGT clock enable when sleep mode This bit is set and reset by software.





		0: Disabled WWDGT clock when sleep mode 1: Enabled WWDGT clock when sleep mode
10:9	Reserved	Must be kept at reset value.
8	TIMER13SPEN	TIMER13 clock enable when sleep mode This bit is set and reset by software. 0: Disabled TIMER13 clock when sleep mode 1: Enabled TIMER13 clock when sleep mode
7	TIMER12SPEN	TIMER12 clock enable when sleep mode This bit is set and reset by software. 0: Disabled TIMER12 clock when sleep mode 1: Enabled TIMER12 clock when sleep mode
6	TIMER11SPEN	TIMER11 clock enable when sleep mode This bit is set and reset by software. 0: Disabled TIMER11 clock when sleep mode 1: Enabled TIMER11 clock when sleep mode
5	TIMER6SPEN	TIMER6 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER6 clock when sleep mode 1: Enabled TIMER6 clock when sleep mode
4	TIMER5SPEN	TIMER5 clock enable when sleep mode This bit is set and reset by software. 0: Disabled TIMER5 clock when sleep mode 1: Enabled TIMER5 clock when sleep mode
3	TIMER4SPEN	TIMER4 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER4 clock when sleep mode 1: Enabled TIMER4 clock when sleep mode
2	TIMER3SPEN	TIMER3 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER3 clock when sleep mode 1: Enabled TIMER3 clock when sleep mode
1	TIMER2SPEN	TIMER2 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER2 clock when sleep mode 1: Enabled TIMER2 clock when sleep mode
0	TIMER1SPEN	TIMER1 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER1 clock when sleep mode



1: Enabled TIMER1 clock when sleep mode

## 4.3.19. APB2 sleep mode enable register (RCU\_APB2SPEN)

Address offset: 0x64

Reset value: 0x0477 7F33

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
										SPI5SPE				TIMER9S	TIMER8S	
		Reserved			TLISPEN		Rese	erved		N	N	Reserved	SPEN	PEN	PEN	
					rw					rw	rw		rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	SYSCFG	SPI3SPE	SPI0SPE	SDIOSPE	ADC2SP	ADC1SP	ADC0SP	_		USART5	USART0	_		TIMER7S	TIMER0S	
Reserved	SPEN	N	N	N	EN	EN	EN	Reserved		Reserved SPEN	SPEN	SPEN	Rese	erved	PEN	PEN
	rw	rw	rw	rw	rw	rw	rw			rw	rw			rw	rw	

Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value.
26	TLISPEN	TLI clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TLI clock when sleep mode
		1: Enabled TLI clock when sleep mode
25:22	Reserved	Must be kept at reset value.
21	SPI5SPEN	SPI5 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled SPI5 clock when sleep mode
		1: Enabled SPI5 clock when sleep mode
20	SPI4SPEN	SPI4 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled SPI4 clock when sleep mode
		1: Enabled SPI4 clock when sleep mode
19	Reserved	Must be kept at reset value.
18	TIMER10SPEN	TIMER10 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TIMER10 clock when sleep mode
		1: Enabled TIMER10 clock when sleep mode
17	TIMER9SPEN	TIMER9 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TIMER9 clock when sleep mode





-		1: Enabled TIMER9 clock when sleep mode
16	TIMER8SPEN	TIMER8 clock enable when sleep mode This bit is set and reset by software.  0: Disabled TIMER8 clock when sleep mode 1: Enabled TIMER8 clock when sleep mode
15	Reserved	Must be kept at reset value.
14	SYSCFGSPEN	SYSCFG clock enable when sleep mode This bit is set and reset by software.  0: Disabled SYSCFG clock when sleep mode 1: Enabled SYSCFG clock when sleep mode
13	SPI3SPEN	SPI3 clock enable when sleep mode This bit is set and reset by software.  0: Disabled SPI3 clock when sleep mode  1: Enabled SPI3 clock when sleep mode
12	SPIOSPEN	SPI0 clock enable when sleep mode This bit is set and reset by software. 0: Disabled SPI0 clock when sleep mode 1: Enabled SPI0 clock when sleep mode
11	SDIOSPEN	SDIO clock enable when sleep mode This bit is set and reset by software. 0: Disabled SDIO clock when sleep mode 1: Enabled SDIO clock when sleep mode
10	ADC2SPEN	ADC2 clock enable when sleep mode This bit is set and reset by software.  0: Disabled ADC2 clock when sleep mode 1: Enabled ADC2 clock when sleep mode
9	ADC1SPEN	ADC1 clock enable when sleep mode This bit is set and reset by software. 0: Disabled ADC1 clock when sleep mode 1: Enabled ADC1 clock when sleep mode
8	ADC0SPEN	ADC0 clock enable when sleep mode This bit is set and reset by software. 0: Disabled ADC0 clock when sleep mode 1: Enabled ADC0 clock when sleep mode
7:6	Reserved	Must be kept at reset value.
5	USART5SPEN	USART5 clock enable when sleep mode This bit is set and reset by software.  0: Disabled USART5 clock when sleep mode




		1: Enabled USART5 clock when sleep mode
4	USART0SPEN	USART0 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled USART0 clock when sleep mode
		1: Enabled USART0 clock when sleep mode
3:2	Reserved	Must be kept at reset value.
1	TIMER7SPEN	TIMER7 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TIMER7 clock when sleep mode
		1: Enabled TIMER7 clock when sleep mode
0	TIMER0SPEN	TIMER0 clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled TIMER0 clock when sleep mode
		1: Enabled TIMER0 clock when sleep mode

#### 4.3.20. Backup domain control register (RCU\_BDCTL)

Address offset: 0x70

Reset value: 0x0000 0000, reset by Backup domain Reset.

**Note:** The LXTALEN, LXTALBPS, RTCSRC and RTCEN bits of the Backup domain control register (RCU\_BDCTL) are only reset after a Backup domain Reset. These bits can be modified only when the BKPWEN bit in the Power control register (PMU\_CTL) is set.



Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	BKPRST	Backup domain reset
		This bit is set and reset by software.
		0: No reset
		1: Resets Backup domain
15	RTCEN	RTC clock enable
		This bit is set and reset by software.



		OBOZI (100 Cool Mariaa)
		0: Disabled RTC clock
		1: Enabled RTC clock
14:10	Reserved	Must be kept at reset value.
9:8	RTCSRC[1:0]	RTC clock entry selection
		Set and reset by software to control the RTC clock source. Once the RTC clock
		source has been selected, it cannot be changed anymore unless the Backup
		domain is reset.
		00: No clock selected
		01: CK_LXTAL selected as RTC source clock
		10: CK_IRC32K selected as RTC source clock
		11: (CK_HXTAL / RTCDIV) selected as RTC source clock, please refer to RTCDIV
		bits in RCU_CFG0 register.
7:4	Reserved	Must be kept at reset value.
3	LXTALDRI	LXTAL drive capability
		Set and reset by software. Backup domain reset resets this value.
		0: lower driving capability (reset value)
		1: higher driving capability
		Note: The LXTALDRI is not in bypass mode.
2	LXTALBPS	LXTAL bypass mode enable
		Set and reset by software.
		0: Disable the LXTAL Bypass mode
		1: Enable the LXTAL Bypass mode
1	LXTALSTB	Low speed crystal oscillator stabilization flag
		Set by hardware to indicate if the LXTAL output clock is stable and ready for use.
		0: LXTAL is not stable
		1: LXTAL is stable
0	LXTALEN	LXTAL enable
		Set and reset by software.
		0: Disable LXTAL
		1: Enable LXTAL

## 4.3.21. Reset source/clock register (RCU\_RSTSCK)

Address offset: 0x74

Reset value: 0x0E00 0000, ALL reset flags reset by power Reset only, RSTFC/IRC32KEN reset by system reset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LP	WWDGT	FWDGT	SW	POR	EP	BOR	RSTFC				Rese	erved			



## GD32A490 User Manual

RSTF															
r	r	r	r	r	r	r	rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						D								IRC32K	IRC32KE
						Rese	ervea							STB	N

Bits	Fields	Descriptions
31	LPRSTF	Low-power reset flag
		Set by hardware when Deep-sleep /standby reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No Low-power management reset generated
		1: Low-power management reset generated
30	WWDGTRSTF	Window watchdog timer reset flag
		Set by hardware when a window watchdog timer reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No window watchdog reset generated
		1: Window watchdog reset generated
29	FWDGTRSTF	Free watchdog timer reset flag
		Set by hardware when a free watchdog timer reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No free watchdog timer reset generated
		1: free Watchdog timer reset generated
28	SWRSTF	Software reset flag
		Set by hardware when a software reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No software reset generated
		1: Software reset generated
27	PORRSTF	Power reset flag
		Set by hardware when a Power reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No Power reset generated
		1: Power reset generated
26	EPRSTF	External PIN reset flag
		Set by hardware when an External PIN reset generated.
		Reset by writing 1 to the RSTFC bit.
		0: No External PIN reset generated
		1: External PIN reset generated
25	BORRSTF	BOR reset flag



		Reset by writing 1 to the RSTFC bit.
		0: No BOR reset generated
		1: BOR reset generated
24	RSTFC	Reset flag clear
		This bit is set by software to clear all reset flags.
		0: Not clear reset flags
		1: Clear reset flags
23:2	Reserved	Must be kept at reset value.
1	IRC32KSTB	IRC32K stabilization flag
		Set by hardware to indicate if the IRC32K output clock is stable and ready for use.
		0: IRC32K is not stable
		1: IRC32K is stable
0	IRC32KEN	IRC32K enable
		Set and reset by software.
		0: Disable IRC32K
		1: Enable IRC32K

#### 4.3.22. PLL clock spread spectrum control register (RCU\_PLLSSCTL)

Address offset: 0x80

Reset value: 0x0000 0000

The spread spectrum modulation is available only for the main PLL clock.


The RCU\_PLLSSCTL register must be written when the main PLL is disabled.

This register is used to configure the PLL spread spectrum clock generation according to the following formulas:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$ 

MODSTEP = round(mdamp\*PLLN\*2<sup>14</sup>/(MODCNT\*100))

Where f<sub>PLLIN</sub> represents the PLL input clock frequency, f<sub>mod</sub> represents the spread spectrum modulation frequency, mdamp represents the spread spectrum modulation amplitude expressed as a percentage, PLLN represents the PLL clock frequency multiplication factor.



Bits	Fields	Descriptions
31	SSCGON	PLL spread spectrum modulation enable



		OBOZI (400 COCI Mariaa)
		0: Spread spectrum modulation disable
		1: Spread spectrum modulation enable
30	SS_TYPE	PLL spread spectrum modulation type select
		0: Center spread selected
		1: Down spread selected
29:28	Reserved	Must be kept at reset value.
27:13	MODSTEP	These bits configure PLL spread spectrum modulation profile amplitude and frequency. The following criteria must be met: MODSTEP*MODCNT≤2 <sup>15</sup> -1.
12:0	MODCNT	These bits configure PLL spread spectrum modulation profile amplitude and frequency. The following criteria must be met: MODSTEP*MODCNT≤2 <sup>15</sup> -1.

#### 4.3.23. PLLI2S register (RCU\_PLLI2S)

Address offset: 0x84 Reset value: 0x2400 3000

To configure the PLLI2S clock, refer to the following formula:

CK\_PLLI2SVCOSRC = CK\_PLLSRC / PLLPSC CK\_PLLI2SVCO = CK\_PLLI2SVCOSRC × PLLI2SN

 ${\sf CK\_PLLI2SR} = {\sf CK\_PLLI2SVCO / PLLI2SR} \ {\sf To \ configure \ the \ PLLI2S \ clock, \ refer \ to \ the \ }$ 

following formula:

CK\_PLLI2SVCOSRC = CK\_PLLSRC / PLLPSC

CK\_PLLI2SVCO = CK\_PLLI2SVCOSRC × PLLI2SN

CK\_PLLI2SR = CK\_PLLI2SVCO / PLLI2SR

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	F	PLLI2SR[2:0	)]						Rese	erved					
		rw													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				F	PLLI2SN[8:0	1]						Rese	erved		

rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:28	PLLI2SR[2:0]	The PLLI2S R output frequency division factor from PLLI2S VCO clock
		Set and reset by software when the PLLI2S is disable. These bits used to
		generate PLLI2S R output clock (CK_PLLI2SR) from PLLI2S VCO clock
		(CK_PLLI2SVCO). The CK_PLLI2SR is used to generate I2S clock (≤240MHz).
		The CK_PLLI2SVCO is described in PLLI2SN bits in RCU_PLLI2S register.
		000: Reserved
		001: Reserved



010: CK\_PLLI2SR = CK\_PLLI2SVCO / 2 011: CK\_PLLI2SR = CK\_PLLI2SVCO / 3

100: CK\_PLLI2SR = CK\_PLLI2SVCO / 4

...

111: CK\_PLLI2SR = CK\_PLLI2SVCO / 7

27:15 Reserved Must be kept at reset value.

14:6 PLLI2SN[8:0] The PLLI2S VCO clock multiplication factor

Set and reset by software (only use word/half-word write) when the PLLI2S is disable. These bits used to generate PLLI2S VCO clock (CK\_PLLI2SVCO) from PLLI2S VCO source clock (CK\_PLLI2SVCOSRC). The CK\_PLLI2SVCOSRC is

described in PLLPSC bits in RCU\_PLL register

Note: The frequency of CK\_PLLI2SVCO is between 100MHz to 500MHz

The value of PLLI2SN must: 50≤PLLI2SN≤500

000000000: Reserved 000000001: Reserved

...

000110001: Reserved

000110010: CK\_PLLI2SVCO = CK\_PLLI2SVCOSRC x 50 000110011: CK\_PLLI2SVCO = CK\_PLLI2SVCOSRC x 51

...

111110100: CK\_PLLI2SVCO = CK\_PLLI2SVCOSRC x 500

111110101: Reserved

• • •

111111111: Reserved

5:0 Reserved Must be kept at reset value.

#### 4.3.24. PLLSAI register (RCU\_PLLSAI)

Address offset: 0x88

Reset value: 0x2400 3000

To configure the PLLSAI clock, refer to the following formula:

CK\_PLLSAIVCOSRC = CK\_PLLSRC / PLLPSC

CK\_PLLSAIVCO = CK\_ PLLSAIVCOSRC × PLLSAIN

CK\_PLLSAIP = CK\_ PLLSAIVCO / PLLSAIP CK\_PLLSAIR = CK\_ PLLSAIVCO / PLLSAIR

31	30	29	28	21	20	25	24	23	22	21	20	19	10	17	10
Reserved	P	LLSAIR[2:0	)]					Rese	erved					PLLSA	JP[1:0]
		rw												r	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				F	PLLSAIN[8:0	0]						Rese	erved		



w

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:28	PLLSAIR[2:0]	The PLLSAI R output frequency division factor from PLLSAI VCO clock  Set and reset by software when the PLLSAI is disable. These bits used to generate  PLLSAI R output clock (CK_PLLSAIR) from PLLSAI VCO clock (CK_PLLSAIVCO).  The CK_PLLSAIR is used to generate TLI clock (≤216MHz). The CK_PLLSAIVCO is described in PLLSAIN bits in RCU_PLLSAI register.  000: Reserved  001: Reserved  010: CK_PLLSAIR = CK_PLLSAIVCO / 2  011: CK_PLLSAIR = CK_PLLSAIVCO / 3  100: CK_PLLSAIR = CK_PLLSAIVCO / 4   111: CK_PLLSAIR = CK_PLLSAIVCO / 7
27:18	Reserved	Must be kept at reset value.
17:16	PLLSAIP[1:0]	The PLLSAI P output frequency division factor from PLLSAI VCO clock Set and reset by software when the PLLSAI is disable. These bits used to generator PLLSAI P output clock (CK_PLLSAIP) from PLLSAI VCO clock (CK_PLLSAIVCO). The CK_PLLSAIP is used to UBSFS/USBHS (48MHz), TRNG (48MHz), or SDIO (≤48MHz). The CK_PLLSAIVCO is described in PLLSAIN bits in RCU_PLLSAI register.  00 : CK_PLLSAIP = CK_PLLSAIVCO / 2 01 : CK_PLLSAIP = CK_PLLSAIVCO / 4 10 : CK_PLLSAIP = CK_PLLSAIVCO / 6 11 : CK_PLLSAIP = CK_PLLSAIVCO / 8
15	Reserved	Must be kept at reset value.
14:6	PLLSAIN[8:0]	The PLLSAI VCO clock multiplication factor  Set and reset by software (only use word/half-word write) when the PLLSAI is disable. These bits used to generate PLLSAI VCO clock (CK_PLLSAIVCO) from PLLSAI VCO source clock (CK_PLLSAIVCOSRC). The CK_PLLSAIVCOSRC is described in PLLPSC bits in RCU_PLL register.  Note: The frequency of CK_PLLSAIVCO is between 100MHz to 500MHz  The value of PLLI2SN must: 50≤PLLSAIN≤500  000000000: Reserved   000110001: Reserved  000110010: CK_PLLSAIVCO = CK_PLLSAIVCOSRC x 50  000110011: CK_PLLSAIVCO = CK_PLLSAIVCOSRC x 51



. . .

111110100: CK\_PLLSAIVCO = CK\_PLLSAIVCOSRC x 500.

111110101: Reserved

. . .

111111111: Reserved

5:0 Reserved Must be kept at reset value.

## 4.3.25. Clock configuration register 1 (RCU\_CFG1)

Address offset: 0x8C

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Reserved				TIMERSE			Rese	erved			PLLSAIF	RDIV[1:0]
							rw			r	W			r	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Resei	ved							

rw

Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value.
24	TIMERSEL	TIMER clock selection
		This bit is set and reset by software. This bit defined all timer clock selection.
		0: If APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK_AHB)
		or 0b100(CK_APBx = CK_AHB/2), the TIMER clock is equal to
		CK_AHB(CK_TIMERx = CK_AHB). Or else, the TIMER clock is twice the
		corresponding APB clock (TIMER in APB1 domain: CK_TIMERx = 2 x CK_APB1;
		TIMER in APB2 domain: CK_TIMERx = 2 x CK_APB2).
		1: If APB1PSC/APB2PSC in RCU_CFG0 register is 0b0xx(CK_APBx = CK_AHB),
		0b100(CK_APBx = CK_AHB/2), or 0b101(CK_APBx = CK_AHB/4), the TIMER
		clock is equal to CK_AHB(CK_TIMERx = CK_AHB). Or else, the TIMER clock is
		four times the corresponding APB clock (TIMER in APB1 domain: CK_TIMERx = 4
		x CK_APB1, TIMER in APB2 domain: CK_TIMERx = 4 x CK_APB2).
23:18	Reserved	Must be kept at reset value.
17:16	PLLSAIRDIV[1:0]	The divider factor from PLLSAIR clock
		These bits are set and reset by software when PLLSAI is disabled. These bits
		used to generate clock for TLI clock.
		00: CK_PLLSAIR / 2
		01: CK_PLLSAIR / 4
		10: CK_PLLSAIR / 8



11: CK\_PLLSAIR / 16

15:0 Reserved Must be kept at reset value.

# 4.3.26. Additional clock control register (RCU\_ADDCTL)

Address offset: 0xC0

Reset value: 0xXX00 0000 where X is undefined

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	IRC48M48CALIB[7:0] Reserved										IRC48MS	IRC48ME			
	IKC40IVI40CALID[7:U] Reserved										ТВ	N			
			r										r	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Dane								PLL48MS	CK48MS
						Rese	erveu							EL	EL
		•						•	•			•		rw	rw

Bits	Fields	Descriptions										
31:24	IRC48MCALIB [7:0]	Internal 48MHz RC oscillator calibration value register										
		These bits are load automatically at power on.										
23:18	Reserved	Must be kept at reset value.										
17	IRC48MSTB	Internal 48MHz RC oscillator clock stabilization Flag										
		Set by hardware to indicate if the IRC48M oscillator is stable and ready for use.										
		IRC48M is not stable										
		1: IRC48M is stable										
16	IRC48MEN	Internal 48MHz RC oscillator enable										
		Set and reset by software. Reset by hardware when entering Deep-sleep or Standby										
		mode.										
		0: IRC48M disable										
		1: IRC48M enable										
15:2	Reserved	Must be kept at reset value.										
1	PLL48MSEL	PLL48M clock selection										
		Set and reset by software. This bit used to generate PLL48M clock which select										
		CK_PLLQ or CK_PLLSAIP clock.										
		0: Select CK_PLLQ clock										
		1: Select CK_PLLSAIP clock										
0	CK48MSEL	48MHz clock selection										
		Set and reset by software. This bit used to generate CK48M clock which select										
		IRC48M clock or PLL48M clock. The CK48M clock used for										



TRNG/SDIO/USBFS/USBHS. The PLL48M clock refer to PLL48MSEL bit in RCU\_ADDCTL register.

0: Don't select IRC48M clock(use CK\_PLLQ clock or CK\_PLLSAIP clock select by PLL48MSEL)

1: Select IRC48M clock

# 4.3.27. Additional clock interrupt register (RCU\_ADDINT)

Address offset: 0xCC Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				Danamad					IRC48MS			D				
				Reserved					TBIC			Rese	ervea			
									w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved	IRC48MS				Decembed				IRC48MS			Dese				
Reserved	TBIE		Reserved							Reserved						
	rw								r							

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22	IRC48MSTBIC	Internal 48 MHz RC oscillator Stabilization interrupt clear
		Write 1 by software to reset the IRC48MSTBIF flag.
		0: Not reset IRC48MSTBIF flag
		1: Reset IRC48MSTBIF flag
21:15	Reserved	Must be kept at reset value.
14	IRC48MSTBIE	Internal 48 MHz RC oscillator Stabilization interrupt enable
		Set and reset by software to enable/disable the IRC48M stabilization interrupt
		0: Disable the IRC48M stabilization interrupt
		1: Enable the IRC48M stabilization interrupt
13:7	Reserved	Must be kept at reset value.
6	IRC48MSTBIF	IRC48M stabilization interrupt flag
		Set by hardware when the Internal 48 MHz RC oscillator clock is stable and the
		IRC48MSTBIE bit is set.
		Reset by software when setting the IRC48MSTBIC bit.
		0: No IRC48M stabilization interrupt generated
		1: IRC48M stabilization interrupt generated
5:0	Reserved	Must be kept at reset value.



# 4.3.28. APB1 additional reset register (RCU\_ADDAPB1RST)

Address offset: 0xE0 Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Possenied			CTC											
IREFRST		Reserved		RST		Reserved									
rw				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bits	Fields	Descriptions
31	IREFRST	IREF reset
		This bit is set and reset by software.
		0: No reset
		1: Reset IREF unit
30:28	Reserved	Must be kept at reset value.
27	CTCRST	CTC reset
		This bit is set and reset by software.
		0: No reset
		1: Reset CTC
26:0	Reserved	Must be kept at reset value.

# 4.3.29. APB1 additional enable register (RCU\_ADDAPB1EN)

Address offset: 0xE4 Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IREFEN		Reserved		CTCEN						Reserved					
rw				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bits	Fields	Descriptions
31	IREFEN	IREF interface clock enable
		This bit is set and reset by software.
		0: Disabled IREF clock



1: Enabled IREF clock

30:28 Reserved Must be kept at reset value.

27 CTCEN CTC clock enable
This bit is set and reset by software.
0: Disabled CTC clock
1: Enabled CTC clock

26:0 Reserved Must be kept at reset value.

## 4.3.30. APB1 additional sleep mode enable register (RCU\_ADDAPB1SPEN)

Address offset: 0xE8 Reset value: 0x8800 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
IREF		Decembed														
SPEN	Reserved			EN		Reserved										
rw				rw											'	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							Rese	erved								

Bits	Fields	Descriptions
31	IREFSPEN	IREF interface clock enable when sleep mode
		This bit is set and reset by software.
		0: Disabled IREF clock when sleep mode
		1: Enabled IREF clock when sleep mode
30:28	Reserved	Must be kept at reset value.
27	CTCSPEN	CTC clock enable when sleep mode
		This bit is set and reset by software
		0: Disabled CTC clock when sleep mode
		1: Enabled CTC clock when sleep mode
26:0	Reserved	Must be kept at reset value.

# 4.3.31. Voltage key register (RCU\_VKEY)

Address offset: 0x100 Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual

											<u> </u>				
							KEY[	31:16]							
							,	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							KEY	[15:0]							

W

Bits	Fields	Descriptions
31:0	KEY[31:0]	The key of RCU_DSV register
		These bits are written only by software and read as 0. Only after write 0x1A2B3C4D
		to the RCU VKEY, the RCU DSV register can be written.

# 4.3.32. Deep-sleep mode voltage register (RCU\_DSV)

Address offset: 0x134 Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Reserved							[	DSLPVS[2:0	)]

rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2:0	DSLPVS[2:0]	Deep-sleep mode voltage select
		These bits are set and reset by software.
		000: The core voltage is default value in Deep-sleep mode
		001: The core voltage is (default value-0.1)V in Deep-sleep mode(customers are
		not recommended to use it)
		010: The core voltage is (default value-0.2)V in Deep-sleep mode(customers are
		not recommended to use it)
		011: The core voltage is (default value-0.3)V in Deep-sleep mode(customers are
		not recommended to use it)
		100~111: Reserved



# 5. Clock trim controller (CTC)

# 5.1. Overview

The clock trim controller (CTC) is used to trim internal 48MHz RC oscillator (IRC48M) automatically by hardware. The CTC unit trims the frequency of the IRC48M which is based on an external accurate reference signal source. It can adjust the calibration value to provide a precise IRC48M clock automatically or manually.

## 5.2. Characteristics

- Two external reference signal sources: GPIO(CTC\_SYNC), LXTAL clock.
- Provide software reference sync pulse.
- Trimmed by hardware without any software action automatically.
- 16 bits trim counter with reference signal source capture and reload function.
- 8 bits clock trim base value used for frequency evaluation and automatic trim.
- Flags or interrupts to indicate whether the clock trim status is OK (CKOKIF), warning (CKWARNIF) or error (ERRIF).

## 5.3. Function overview

Figure 5-1. Block diagram of CTC provides details on the internal configuration of the CTC.



APB1 BUS CTC Register SWREFPUL Reserved GPIO 00 (CTC\_SYNC) Prescale LXTAL l∩1 Reserved REFPSC[2:0] REFSEL[1:0] REF sync pulse CK\_IRC48M CTC RLVALUE 48MHz Counter REFDIR IRC48M **REFCAP** TRIMVALUE TRIMVALUE

adjustment

Figure 5-1. Block diagram of CTC

#### 5.3.1. Reference sync pulse generator

Firstly, the reference signal source can select GPIO(CTC\_SYNC) or LXTAL clock by setting REFSEL bits in CTC\_CTL1 register.

Comparator

CKLIM

Secondly, the selected reference signal source uses a configurable polarity by setting REFPOL bit in CTC\_CTL1 register, and can be divided to a suitable frequency with a configurable prescaler by setting REFPSC bits in CTC\_CTL1 register.

Thirdly, if a software reference pulse is needed, write 1 to SWREFPUL bit in CTC\_CTL0 register. The software reference pulse generated in last step is logical OR with the external reference pulse.

## 5.3.2. CTC trim counter

The CTC trim counter is clocked by CK\_IRC48M. After the CNTEN bit in CTC\_CTL0 register is set, and a first REF sync pulse is detected, the counter starts down-counting from RLVALUE (defined in CTC\_CTL1 register). If any REF sync pulse is detected, the counter reloads the RLVALUE and starts down-counting again. If no REF sync pulse is detected, the



counter down-counts to zero, and then up-counts to 128 x CKLIM (defined in CTC\_CTL1 register), and then stops until next REF sync pulse is detected. If any REF sync pulse is detected, the current CTC trim counter value is captured to REFCAP in status register (CTC\_STAT), and the counter direction is captured to REFDIR in status register (CTC\_STAT). The detail shows in *Figure 5-2. CTC trim counter*.




Figure 5-2. CTC trim counter

## 5.3.3. Frequency evaluation and automatic trim process

The clock frequency evaluation is performed when a REF sync pulse occurs. If a REF sync pulse occurs on down-counting, it means the current clock is slower than correct clock (the frequency of 48M). It needs to increase the TRIMVALUE in CTC\_CTL0 register. If a REF sync pulse occurs on up-counting, it means the current clock is faster than correct clock (the frequency of 48M). It needs to reduce the TRIMVALUE in CTC\_CTL0 register. The CKOKIF, CKWARNIF, CKERR and REFMISS in CTC\_STAT register show the frequency evaluation scope.

If the AUTOTRIM bit in CTC\_CTL0 register is set, the automatic hardware trim mode is enabled. In this mode, if a REF sync pulse occurs on down-counting, it means the current clock is slower than correct clock, the TRIMVALUE will be increased to raise the clock frequency automatically. Vice versa when it occurs on up-counting, the TRIMVALUE will be decreased to reduce the clock frequency automatically.

- Counter < CKLIM when REF sync pulse is detected.</li>
  - When the CKOKIF in CTC\_STAT register is set, an interrupt will be generated if



- CKOKIE bit in CTC\_CTL0 register is 1.
- If the AUTOTRIM bit in CTC\_CTL0 register is set, the TRIMVALUE in CTC\_CTL0 register is not changed.
- CKLIM  $\leq$  Counter  $< 3 \times$  CKLIM when REF sync pulse is detected.
  - When the CKOKIF in CTC\_STAT register is set, an interrupt will be generated if CKOKIE bit in CTC\_CTL0 register is 1.
  - If the AUTOTRIM bit in CTC\_CTL0 register is set, the TRIMVALUE in CTC\_CTL0 register adds 1 when down-counting or subtracts 1 when up-counting.
- 3 x CKLIM ≤ Counter < 128 x CKLIM when REF sync pulse is detected.
  - When the CKWARNIF in CTC\_STAT register is set, an interrupt will be generated if CKWARNIE bit in CTC\_CTL0 register is 1.
  - If the AUTOTRIM bit in CTC\_CTL0 register is set, the TRIMVALUE in CTC\_CTL0 register adds 2 when down-counting or subtracts 2 when up-counting.
- Counter ≥ 128 x CKLIM when down-counting and a REF sync pulse is detected.
  - When the CKERR in CTC\_STAT register is set, an interrupt will be generated if ERRIE bit in CTC\_CTL0 register is 1.
  - The TRIMVALUE in CTC\_CTL0 register is not changed.
- Counter = 128 x CKLIM when up-counting.
  - When the REFMISS in CTC\_STAT register is set, an interrupt will be generated if ERRIE bit in CTC\_CTL0 register is 1.
  - The TRIMVALUE in CTC\_CTL0 register is not changed.

If adjusting the TRIMVALUE in CTC\_CTL0 register over the value of 63, the overflow will be occurred, while adjusting the TRIMVALUE under 0, the underflow will be occurred. The TRIMVALUE ranges from 0 to 63 (the TRIMVALUE is 63 if overflow, the TRIMVALUE is 0 if underflow). Then, the TRIMERR in CTC\_STAT register will be set, and an interrupt will be generated if ERRIE bit in CTC\_CTL0 register is 1.

#### 5.3.4. Software program guide

The RLVALUE and CKLIM bits in CTC\_CTL1 register are critical to evaluate the clock frequency and automatic hardware trim. The value is calculated by the correct clock frequency (IRC48M:48 MHz) and the frequency of REF sync pulse. The ideal case is REF sync pulse occurs when the CTC counter is zero, so the RLVALUE is:

$$RLVALUE = (F_{clock} \div F_{REF}) - 1 \tag{5-1}$$

The CKLIM is set by user according to the clock accuracy. It is recommend to set it to half of the step size, so the CKLIM is:

$$CKLIM = (F_{clock} \div F_{REF}) \times 0.12\% \div 2 \tag{5-2}$$

The typical step size is 0.12%. Where the  $F_{clock}$  is the frequency of correct clock (IRC48M), the  $F_{REF}$  is the frequency of reference sync pulse.



# 5.4. Register definition

CTC base address: 0x4000 6C00

# 5.4.1. Control register 0 (CTC\_CTL0)

Address offset: 0x00

Reset value: 0x0000 2000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								Rese	erved								
_																	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Ī	D				TDIAN/A	1115(5.0)			SWREF	AUTO	ONTEN	D	FDFFIF		CKWARN		
	Rese	rvea			IKIMVA	LUE[5:0]			PUL	TRIM	CNTEN	Keserved	Reserved EREFIE ERRIE		IE	CKOKIE	
			rw						w	rw	rw		rw	rw	rw	rw	

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13:8	TRIMVALUE[5:0]	IRC48M trim value
		When AUTOTRIM in CTC_CTL0 register is 0, these bits are set and cleared by
		software. This mode is used for software calibration.
		When AUTOTRIM in CTC_CTL0 register is 1, these bits are read only. The value is
		modified by hardware automatically. This mode is used for trim by hardware.
		The middle value is 32. When increasing 1, the IRC48M clock frequency adds
		around 57KHz. When decreasing 1, the IRC48M clock frequency subtracts around
		57KHz.
7	SWREFPUL	Software reference source sync pulse
		This bit is set by software, and a reference sync pulse is generated to CTC counter.
		This bit is cleared by hardware automatically and read as 0.
		0: No effect
		1: Generates a software reference source sync pulse
6	AUTOTRIM	Hardware automatic trim mode
		This bit is set and cleared by software. When this bit is set, the hardware automatic
		trim is enabled, the TRIMVALUE bits in CTC_CTL0 register are modified by
		hardware automatically, until the frequency of IRC48M clock is closed to 48MHz.
		0: Hardware automatic trim disabled
		1: Hardware automatic trim enabled
5	CNTEN	CTC counter enable
		This bit is set and cleared by software. This bit is used to enable or disable the CTC



-		
		trim counter. When this bit is set, the CTC_CTL1 register cannot be modified.
		0: CTC trim counter disabled
		1: CTC trim counter enabled.
4	Reserved	Must be kept at reset value.
3	EREFIE	Expected reference (EREFIF) interrupt enable
		0: EREFIF interrupt disable
		1: EREFIF interrupt enable
2	ERRIE	Error (ERRIF) interrupt enable
		0: ERRIF interrupt disable
		1: ERRIF interrupt enable
1	CKWARNIE	Clock trim warning (CKWARNIF) interrupt enable
		0: CKWARNIF interrupt disable
		1: CKWARNIF interrupt enable
0	CKOKIE	Clock trim ok (CKOKIF) interrupt enable
		0: CKOKIF interrupt disable
		1: CKOKIF interrupt enable

# 5.4.2. Control register 1 (CTC\_CTL1)

Address offset: 0x04

Reset value: 0x2022 BB7F

This register has to be accessed by word (32-bit).

**Note:** This register cannot be modified when CNTEN is 1.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
REFPOL	Reserved REFSEL[1:0] Reserved		Reserved	F	REFPSC[2:0	1	CKLIM[7:0]								
rw	rw	r\	W			rw					n	W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RLVALI	JE[15:0]							

rw

Bits	Fields	Descriptions							
31	REFPOL	Reference signal source polarity							
		This bit is set and cleared by software to select reference signal source polarity.							
		0: Rising edge selected							
		1: Falling edge selected							
30	Reserved	Must be kept at reset value.							
29:28	REFSEL[1:0]	Reference signal source selection							
		These bits are set and cleared by software to select reference signal source.							




GigaDevice		GD32A490 User Manual
		00: GPIO (CTC_SYNC) selected
		01: LXTAL clock selected
		10: Reserved
		11: Reserved
27	Reserved	Must be kept at reset value.
26:24	REFPSC[2:0]	Reference signal source prescaler
		These bits are set and cleared by software.
		000: Reference signal not divided
		001: Reference signal divided by 2
		010: Reference signal divided by 4
		011: Reference signal divided by 8
		100: Reference signal divided by 16
		101: Reference signal divided by 32
		110: Reference signal divided by 64
		111: Reference signal divided by 128
23:16	CKLIM[7:0]	Clock trim base limit value
		These bits are set and cleared by software to define the clock trim base limit value.
		These bits are used for frequency evaluation and automatic trim process. Please
		refer to the Frequency evaluation and automatic trim process for detail.
15:0	RLVALUE[15:0]	CTC counter reload value
		These bits are set and cleared by software to define the CTC counter reload value.
		These bits reload to CTC trim counter, when a reference sync pulse is received, so
		as to start or restart the counter.

# 5.4.3. Status register (CTC\_STAT)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



Bits	Fields	Descriptions
31:16	REFCAP[15:0]	CTC counter capture value.

When a reference sync pulse occurs, the CTC trim counter value is captured to



digapevice		GD32A490 USEI Wanuai
-		REFCAP bits.
15	REFDIR	CTC trim counter direction  When a reference sync pulse occurs during the counter is working, the CTC trim counter direction is captured to REFDIR bit.  0: Up-counting  1: Down-counting
14:11	Reserved	Must be kept at reset value.
10	TRIMERR	Trim value error bit  This bit is set by hardware when the TRIMVALUE in CTC_CTL0 register is overflow or underflow. When the ERRIE in CTC_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to ERRIC bit in CTC_INTC register.  0: No trim value error occurs  1: Trim value error occurs
9	REFMISS	Reference sync pulse miss  This bit is set by hardware when the reference sync pulse is missing. This occurs when the CTC trim counter reaches 128 x CKLIM during up-counting and no reference sync pulse is detected. This means the clock is too fast to be trimmed to the correct frequency or other error has occurred. When the ERRIE in CTC_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to ERRIC bit in CTC_INTC register.  0: No Reference sync pulse miss occurs  1: Reference sync pulse miss occurs
8	CKERR	Clock trim error bit  This bit is set by hardware when the clock trim error occurs. This occurs when the CTC trim counter is greater than or equal to 128 x CKLIM during down-counting when a reference sync pulse is detected. This means the clock is too slow and cannot be trimmed to the correct frequency. When the ERRIE in CTC_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to ERRIC bit in CTC_INTC register.  0: No Clock trim error occurs  1: Clock trim error occurs
7:4	Reserved	Must be kept at reset value.
3	EREFIF	Expected reference interrupt flag  This bit is set by hardware when the CTC counter reaches 0. When the EREFIE in  CTC_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to  EREFIC bit in CTC_INTC register.  0: No Expected reference occurs  1: Expected reference occurs
2	ERRIF	Error interrupt flag  This bit is set by hardware when an error occurs. If any error of TRIMERR,



REFMISS or CKERR occurs, this bit will be set. When the ERRIE in CTC\_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to ERRIC bit in CTC\_INTC register.

0: No Error occurs
1: An error occurs

1 CKWARNIF Clock trim warning interrupt flag

This bit is set by hardware when a clock trim warning occurs. If the CTC trim counter is greater than or equal to 3 x CKLIM and is smaller than 128 x CKLIM when a reference sync pulse is detected, this bit will be set. This means the clock is too slow or too fast, but can be trimmed to the correct frequency. The TRIMVALUE adds 2 or subtracts 2 when a clock trim warning occurs. When the CKWARNIE in CTC\_CTL0 register is set, an interrupt occurs. This bit is cleared by writing 1 to CKWARNIC bit in CTC\_INTC register.

0: No Clock trim warning occurs1: Clock trim warning occurs

0 CKOKIF Clock trim OK interrupt flag

This bit is set by hardware when the clock trim is OK. If the CTC trim counter is smaller than 3 x CKLIM when a reference sync pulse is detected, this bit will be set. This means the clock is OK for using. The TRIMVALUE needs not to be adjusted. When the CKOKIE in CTC\_CTL0 register is 1, an interrupt occurs. This bit is cleared

0: No Clock trim OK occurs1: Clock trim OK occurs

by writing 1 to CKOKIC bit in CTC\_INTC register.

## 5.4.4. Interrupt clear register (CTC\_INTC)

Address offset: 0x0C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									EREFIC	EDDIC	CKWARN	СКОК			
					Rese	erved						EREFIC	ERRIC	IC	IC
												w	w	w	w

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	EREFIC	EREFIF interrupt clear bit
		This bit is written by software and read as 0. Write 1 to clear EREFIF bit in



GigaDevice		GD32A490 User Manual
		CTC_STAT register. Writing 0 has no effect.
2	ERRIC	ERRIF interrupt clear bit
		This bit is written by software and read as 0. Write 1 to clear ERRIF, TRIMERR,
		REFMISS and CKERR bits in CTC_STAT register. Writing 0 has no effect.
1	CKWARNIC	CKWARNIF interrupt clear bit
		This bit is written by software and read as 0. Write 1 to clear CKWARNIF bit in
		CTC_STAT register. Writing 0 has no effect.
0	CKOKIC	CKOKIF interrupt clear bit
		This bit is written by software and read as 0. Write 1 to clear CKOKIF bit in
		CTC_STAT register. Writing 0 has no effect.



# 6. Interrupt / event controller (EXTI)

## 6.1. Overview

Cortex®-M4 integrates the Nested Vectored Interrupt Controller (NVIC) for efficient exception and interrupts processing. NVIC facilitates low-latency exception and interrupt handling and controls power management. It's tightly coupled to the processer core. More details about NVIC could be referred to Technical Reference Manual of Cortex®-M4.

EXTI (interrupt / event controller) contains up to 23 independent edge detectors and generates interrupt requests or events to the processer. The EXTI has three trigger types: rising edge, falling edge and both edges. Each edge detector in the EXTI can be configured and masked independently.

## 6.2. Characteristics

- Cortex®-M4 system exception.
- Up to 91 maskable peripheral interrupts.
- 4 bits interrupt priority configuration—16 priority levels.
- Efficient interrupt processing.
- Support exception pre-emption and tail-chaining.
- Wake up system from power saving mode.
- Up to 23 independent edge detectors in EXTI.
- 3 trigger types: rising, falling and both edges.
- Software interrupt or event trigger.
- Trigger sources configurable.

# 6.3. Interrupts function overview

The Arm Cortex®-M4 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions in Handler Mode. The processor state is automatically stored to the stack on an exception and automatically restored from the stack at the end of the Interrupt Service Routine (ISR).

The vector is fetched in parallel to the state saving, enabling efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. <u>Table 6-1. NVIC exception types in Cortex®-M4</u> and <u>Table 6-2. Interrupt vector table</u> list all exception types.



Table 6-1. NVIC exception types in Cortex\*-M4

Exception type	Vector number	Priority (a)	Vector address	Description			
-	0	-	0x0000_0000	Reserved			
Reset	1	-3	0x0000_0004	Reset			
NMI	2	-2	0x0000_0008	Non maskable interrupt.			
HardFault	3	-1	0x0000_000C	All class of fault			
MemManage	4	Programmable	0x0000_0010	Memory management			
BusFault	5	Programmable	0x0000_0014	Prefetch fault, memory access fault			
UsageFault	6	Programmable	0x0000_0018	Undefined instruction or illegal state			
-	7-10	-	0x0000_001C - 0x0000_002B	Reserved			
SVCall	11	Programmable	0x0000_002C	System service call via SWI instruction			
Debug Monitor	12	Programmable	0x0000_0030	Debug Monitor			
-	13	-	0x0000_0034	Reserved			
PendSV	14	Programmable	0x0000_0038	Pendable request for system service			
SysTick	15	Programmable	0x0000_003C	System tick timer			

Table 6-2. Interrupt vector table

Interrupt number	Vector number	Peripheral interrupt description	Vector address
IRQ 0	16	WWDGT interrupt	0x0000_0040
IRQ 1	17	LVD from EXTI interrupt	0x0000_0044
IRQ 2	18	RTC tamper and timestamp from EXTI interrupt	0x0000_0048
IRQ 3	19	RTC wakeup from EXTI interrupt	0x0000_004C
IRQ 4	20	FMC global interrupt	0x0000_0050
IRQ 5	21	RCU and CTC interrupt	0x0000_0054
IRQ 6	22	EXTI line0 interrupt	0x0000_0058
IRQ 7	23	EXTI line1 interrupt	0x0000_005C
IRQ 8	24	EXTI line2 interrupt	0x0000_0060
IRQ 9	25	EXTI line3 interrupt	0x0000_0064
IRQ 10	26	EXTI line4 interrupt	0x0000_0068
IRQ 11	27	DMA0 channel0 global interrupt	0x0000_006C
IRQ 12	28	DMA0 channel1 global interrupt	0x0000_0070
IRQ 13	29	DMA0 channel2 global interrupt	0x0000_0074
IRQ 14	30	DMA0 channel3 global interrupt	0x0000_0078
IRQ 15	31	DMA0 channel4 global interrupt	0x0000_007C





Number   Number   Number   Peripheral interrupt description   Vector address	Interrupt	Vector	Devinbered interrupt description	Vector address				
IRQ 17   33   DMA0 channel6 global interrupt   0x0000_0084     IRQ 18   34   ADC global interrupt   0x0000_0086     IRQ 19   35   CAN0 TX interrupts   0x0000_0080     IRQ 20   36   CAN0 RX1 interrupts   0x0000_0090     IRQ 21   37   CAN0 RX1 interrupts   0x0000_0090     IRQ 22   38   CAN0 EWMC interrupts   0x0000_0094     IRQ 22   38   CAN0 EWMC interrupts   0x0000_0098     IRQ 23   39   EXTI line[9:5] interrupts   0x0000_0090     IRQ 24   40   TIMER0 break interrupt and TIMER8   0x0000_0090     IRQ 25   41   TIMER0 update interrupt and TIMER9   0x0000_00A0     IRQ 26   42   TIMER0 trigger and channel commutation interrupts and TIMER1 global interrupt   0x0000_00A6     IRQ 27   43   TIMER0 capture compare interrupt   0x0000_00A6     IRQ 28   44   TIMER1 global interrupt   0x0000_00B0     IRQ 29   45   TIMER2 global interrupt   0x0000_00B0     IRQ 29   45   TIMER2 global interrupt   0x0000_00B0     IRQ 30   46   TIMER3 global interrupt   0x0000_00B0     IRQ 31   47   I2C0 event interrupt   0x0000_00B0     IRQ 32   48   I2C0 error interrupt   0x0000_00C0     IRQ 33   49   I2C1 event interrupt   0x0000_00C0     IRQ 34   50   I2C1 error interrupt   0x0000_00C0     IRQ 35   51   SPI0 global interrupt   0x0000_00C0     IRQ 36   52   SPI1 global interrupt   0x0000_00C0     IRQ 37   53   USART0 global interrupt   0x0000_00C0     IRQ 38   54   USART1 global interrupt   0x0000_00C0     IRQ 39   55   USART2 global interrupt   0x0000_00C0     IRQ 40   56   EXTI line[15:10] interrupt   0x0000_00C0     IRQ 41   57   RTC alarm from EXTI interrupt   0x0000_00E0     IRQ 42   58   USBFS wakeup from EXTI interrupt   0x0000_00E0     IRQ 43   59   TIMER7 trigger and Channel commutation interrupt and TIMER12   0x0000_00F0     IRQ 44   60   TIMER7 trigger and Channel commutation interrupt and TIMER13 global interrupt   0x0000_00F0	number	number	reripheral interrupt description	vector address				
IRQ 18   34   ADC global interrupt   0x0000_0088     IRQ 19   35   CAN0 TX interrupts   0x0000_008C     IRQ 20   36   CAN0 RX0 interrupts   0x0000_0090     IRQ 21   37   CAN0 RX1 interrupts   0x0000_0090     IRQ 22   38   CAN0 EWMC interrupts   0x0000_0094     IRQ 23   39   EXTI line[9:5] interrupts   0x0000_0096     IRQ 24   40   TIMER0 break interrupt and TIMER8   global interrupt   0x0000_0004     IRQ 25   41   TIMER0 update interrupt and TIMER9   0x0000_00Ad     IRQ 26   42   TIMER0 update interrupt and TIMER9   0x0000_00Ad     IRQ 27   43   TIMER0 trigger and channel commutation interrupts and TIMER10 global interrupt   0x0000_00AC     IRQ 28   44   TIMER1 global interrupt   0x0000_00B0     IRQ 29   45   TIMER2 global interrupt   0x0000_00B0     IRQ 30   46   TIMER2 global interrupt   0x0000_00B1     IRQ 31   47   I2C0 event interrupt   0x0000_00BC     IRQ 32   48   I2C0 error interrupt   0x0000_00C4     IRQ 33   49   I2C1 event interrupt   0x0000_00C6     IRQ 34   50   I2C1 error interrupt   0x0000_00C6     IRQ 35   51   SPI0 global interrupt   0x0000_00C6     IRQ 36   52   SPI1 global interrupt   0x0000_00C6     IRQ 37   53   USART0 global interrupt   0x0000_00C6     IRQ 38   54   USART1 global interrupt   0x0000_00C6     IRQ 39   55   USART2 global interrupt   0x0000_00C6     IRQ 40   56   EXTI line[15:10] interrupt   0x0000_00C6     IRQ 41   57   RTC alarm from EXTI interrupt   0x0000_00E6     IRQ 42   58   USBFS wakeup from EXTI interrupt   0x0000_00E6     IRQ 43   59   TIMER7 trigger and Channel commutation interrupt and TIMER12   0x0000_00E6     IRQ 44   60   TIMER7 trigger and Channel commutation interrupt and TIMER12   0x0000_00E6	IRQ 16	32	DMA0 channel5 global interrupt	0x0000_0080				
IRQ 19   35	IRQ 17	33	DMA0 channel6 global interrupt	0x0000_0084				
IRQ 20   36	IRQ 18	34	ADC global interrupt	0x0000_0088				
IRQ 21   37	IRQ 19	35	CAN0 TX interrupts	0x0000_008C				
IRQ 22   38	IRQ 20	36	CAN0 RX0 interrupts	0x0000_0090				
IRQ 23   39	IRQ 21	37	CAN0 RX1 interrupts	0x0000_0094				
IRQ 24	IRQ 22	38	CAN0 EWMC interrupts	0x0000_0098				
IRQ 24	IRQ 23	39	EXTI line[9:5] interrupts	0x0000_009C				
IRQ 25	IRQ 24	40	· ·	0x0000_00A0				
IRQ 25				_				
IRQ 26	IRQ 25	41	· ·	0x0000_00A4				
IRQ 26				_				
IRQ 27	IRQ 26	42		0x0000_00A8				
IRQ 28	15.0.0-							
IRQ 29		_						
IRQ 30								
IRQ 31								
IRQ 32         48         I2C0 error interrupt         0x0000_00C0           IRQ 33         49         I2C1 event interrupt         0x0000_00C4           IRQ 34         50         I2C1 error interrupt         0x0000_00C8           IRQ 35         51         SPI0 global interrupt         0x0000_00CC           IRQ 36         52         SPI1 global interrupt         0x0000_00D0           IRQ 37         53         USART0 global interrupt         0x0000_00D4           IRQ 38         54         USART1 global interrupt         0x0000_00D8           IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 update interrupt and TIMER12 global interrupt         0x0000_00F0           IRQ 45         61         TIMER7 trigger and Channel commutation interrupt         0x0000_00F4	IRQ 30	46		0x0000_00B8				
IRQ 33         49         I2C1 event interrupt         0x0000_00C4           IRQ 34         50         I2C1 error interrupt         0x0000_00C8           IRQ 35         51         SPI0 global interrupt         0x0000_00CC           IRQ 36         52         SPI1 global interrupt         0x0000_00D0           IRQ 37         53         USART0 global interrupt         0x0000_00D4           IRQ 38         54         USART1 global interrupt         0x0000_00D8           IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 trigger and Channel commutation interrupt         0x0000_00F0		47	I2C0 event interrupt	0x0000_00BC				
IRQ 34         50         I2C1 error interrupt         0x0000_00C8           IRQ 35         51         SPI0 global interrupt         0x0000_00CC           IRQ 36         52         SPI1 global interrupt         0x0000_00D0           IRQ 37         53         USART0 global interrupt         0x0000_00D4           IRQ 38         54         USART1 global interrupt         0x0000_00D8           IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 update interrupt and TIMER12 global interrupt         0x0000_00F0           IRQ 45         61         TIMER7 trigger and Channel commutation interrupt         0x0000_00F4	IRQ 32	48	I2C0 error interrupt	0x0000_00C0				
IRQ 35         51         SPI0 global interrupt         0x0000_00CC           IRQ 36         52         SPI1 global interrupt         0x0000_00D0           IRQ 37         53         USART0 global interrupt         0x0000_00D4           IRQ 38         54         USART1 global interrupt         0x0000_00D8           IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 update interrupt and TIMER12 global interrupt         0x0000_00F0           IRQ 45         61         TIMER7 trigger and Channel commutation interrupt and TIMER13 global interrupt         0x0000_00F4	IRQ 33	49	I2C1 event interrupt	0x0000_00C4				
IRQ 36   52   SPI1 global interrupt   0x0000_00D0     IRQ 37   53   USART0 global interrupt   0x0000_00D4     IRQ 38   54   USART1 global interrupt   0x0000_00D8     IRQ 39   55   USART2 global interrupt   0x0000_00DC     IRQ 40   56   EXTI line[15:10] interrupts   0x0000_00E0     IRQ 41   57   RTC alarm from EXTI interrupt   0x0000_00E4     IRQ 42   58   USBFS wakeup from EXTI interrupt   0x0000_00E8     IRQ 43   59   TIMER7 break interrupt and TIMER11   0x0000_00EC     IRQ 44   60   TIMER7 update interrupt and TIMER12   0x0000_00F0     IRQ 45   61   TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt   0x0000_00F4	IRQ 34	50	I2C1 error interrupt	0x0000_00C8				
IRQ 37   53	IRQ 35	51	SPI0 global interrupt	0x0000_00CC				
IRQ 38         54         USART1 global interrupt         0x0000_00D8           IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 update interrupt and TIMER12 global interrupt         0x0000_00F0           IRQ 45         61         TIMER7 trigger and Channel commutation interrupt         0x0000_00F4	IRQ 36	52	SPI1 global interrupt	0x0000_00D0				
IRQ 39         55         USART2 global interrupt         0x0000_00DC           IRQ 40         56         EXTI line[15:10] interrupts         0x0000_00E0           IRQ 41         57         RTC alarm from EXTI interrupt         0x0000_00E4           IRQ 42         58         USBFS wakeup from EXTI interrupt         0x0000_00E8           IRQ 43         59         TIMER7 break interrupt and TIMER11 global interrupt         0x0000_00EC           IRQ 44         60         TIMER7 update interrupt and TIMER12 global interrupt         0x0000_00F0           IRQ 45         61         TIMER7 trigger and Channel commutation interrupt         0x0000_00F4	IRQ 37	53	USART0 global interrupt	0x0000_00D4				
IRQ 40 56 EXTI line[15:10] interrupts 0x0000_00E0  IRQ 41 57 RTC alarm from EXTI interrupt 0x0000_00E4  IRQ 42 58 USBFS wakeup from EXTI interrupt 0x0000_00E8  IRQ 43 59 TIMER7 break interrupt and TIMER11 0x0000_00EC  IRQ 44 60 TIMER7 update interrupt and TIMER12 0x0000_00F0  IRQ 45 61 TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt	IRQ 38	54	USART1 global interrupt	0x0000_00D8				
IRQ 41 57 RTC alarm from EXTI interrupt 0x0000_00E4 IRQ 42 58 USBFS wakeup from EXTI interrupt 0x0000_00E8 IRQ 43 59 TIMER7 break interrupt and TIMER11 0x0000_00EC IRQ 44 60 TIMER7 update interrupt and TIMER12 0x0000_00F0 IRQ 45 61 TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt	IRQ 39	55	USART2 global interrupt	0x0000_00DC				
IRQ 42     58     USBFS wakeup from EXTI interrupt     0x0000_00E8       IRQ 43     59     TIMER7 break interrupt and TIMER11 global interrupt     0x0000_00EC       IRQ 44     60     TIMER7 update interrupt and TIMER12 global interrupt     0x0000_00F0       IRQ 45     61     TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt     0x0000_00F4	IRQ 40	56	EXTI line[15:10] interrupts	0x0000_00E0				
IRQ 43  59  TIMER7 break interrupt and TIMER11 global interrupt  TIMER7 update interrupt and TIMER12 global interrupt  Ox0000_00EC  Ox0000_00EC  IRQ 44  60  TIMER7 update interrupt and TIMER12 global interrupt  Ox0000_00F0  TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt	IRQ 41	57	RTC alarm from EXTI interrupt	0x0000_00E4				
IRQ 43 59 global interrupt 0x0000_00EC  IRQ 44 60 TIMER7 update interrupt and TIMER12 0x0000_00F0  IRQ 45 61 TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt	IRQ 42	58	USBFS wakeup from EXTI interrupt	0x0000_00E8				
IRQ 44  60  TIMER7 update interrupt and TIMER12 global interrupt  global interrupt  TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt  0x0000_00F4	IDO 43	50	TIMER7 break interrupt and TIMER11	0,0000 0050				
IRQ 44 60 global interrupt 0x0000_00F0  IRQ 45 61 TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt  0x0000_00F4	INQ 43	) J9	global interrupt	0x0000_00EC				
IRQ 45 61 TIMER7 trigger and Channel commutation interrupts and TIMER13 global interrupt 0x0000_00F4	IRO 44	60	TIMER7 update interrupt and TIMER12	0x0000 0050				
IRQ 45 61 0x0000_00F4 ox0000_00F4	11/0/44	00	global interrupt	0x0000_0010				
interrupts and TIMER13 global interrupt	IRO 45	61	TIMER7 trigger and Channel commutation	0x0000 00=4				
IRQ 46 62 TIMER7 capture compare interrupt 0x0000_00F8	II/W 40	01	interrupts and TIMER13 global interrupt	UAUUUU_UUF4				
	IRQ 46	62	TIMER7 capture compare interrupt	0x0000_00F8				
IRQ 47 63 DMA0 channel7 global interrupt 0x0000_00FC	IRQ 47	63	DMA0 channel7 global interrupt	0x0000_00FC				
IRQ 48 64 EXMC global interrupt 0x0000_0100	IRQ 48	64	EXMC global interrupt	0x0000_0100				






Interrupt	Vector	Barlah and Intermed description	Varian adda.				
number	number	Peripheral interrupt description	Vector address				
IRQ 49	65	SDIO global interrupt	0x0000_0104				
IRQ 50	66	TIMER4 global interrupt	0x0000_0108				
IRQ 51	67	SPI2 global interrupt	0x0000_010C				
IRQ 52	68	UART3 global interrupt	0x0000_0110				
IRQ 53	69	UART4 global interrupt	0x0000_0114				
IRQ 54	70	TIMER5 global interrupt	0x0000_0118				
11/0/04	70	DAC0, DAC1 underrun error interrupts	0x0000_0110				
IRQ 55	71	TIMER6 global interrupt	0x0000_011C				
IRQ 56	72	DMA1 channel0 global interrupt	0x0000_0120				
IRQ 57	73	DMA1 channel1 global interrupt	0x0000_0124				
IRQ 58	74	DMA1 channel2 global interrupt	0x0000_0128				
IRQ 59	75	DMA1 channel3 global interrupt	0x0000_012C				
IRQ 60	76	DMA1 channel4 global interrupt	0x0000_0130				
IRQ 61	77	Ethernet global interrupt	0x0000_0134				
IRQ 62	78	Ethernet wakeup from EXTI interrupt	0x0000_0138				
IRQ 63	79	CAN1 TX interrupts	0x0000_013C				
IRQ 64	80	CAN1 RX0 interrupts	0x0000_0140				
IRQ 65	81	CAN1 RX1 interrupt	0x0000_0144				
IRQ 66	82	CAN1 EWMC interrupt	0x0000_0148				
IRQ 67	83	USBFS global interrupt	0x0000_014C				
IRQ 68	84	DMA1 channel5 global interrupt	0x0000_0150				
IRQ 69	85	DMA1 channel6 global interrupt	0x0000_0154				
IRQ 70	86	DMA1 channel7 global interrupt	0x0000_0158				
IRQ 71	87	USART5 global interrupt	0x0000_015C				
IRQ 72	88	I2C2 event interrupt	0x0000_0160				
IRQ 73	89	I2C2 error interrupt	0x0000_0164				
IRQ 74	90	USBHS endpoint 1 out interrupt	0x0000_0168				
IRQ 75	91	USBHS endpoint 1 in interrupt	0x0000_016C				
IRQ 76	92	USBHS wakeup from EXTI interrupt	0x0000_0170				
IRQ 77	93	USBHS global interrupt	0x0000_0174				
IRQ78	94	DCI global interrupt	0x0000_0178				
IRQ79	95	Reserved	0x0000_017C				
IRQ80	96	TRNG global interrupt	0x0000_0180				
IRQ 81	97	FPU global interrupt	0x0000_0184				
IRQ82	98	UART6 global interrupt	0x0000_0188				
IRQ83	99	UART7 global interrupt	0x0000_018C				
IRQ84	100	SPI3 global interrupt	0x0000_0190				
IRQ85	101	SPI4 global interrupt	0x0000_0194				
IRQ86	102	SPI5 global interrupt	0x0000_0198				



Interrupt number	Vector number	Peripheral interrupt description	Vector address
IRQ87	103	Reserved	0x0000_019C
IRQ88	104	TLI global interrupt	0x0000_01A0
IRQ89	105	TLI global error interrupt	0x0000_01A4
IRQ90	106	IPA global interrupt	0x0000_01A8

## 6.4. External interrupt and event block diagram

Figure 6-1. Block diagram of EXTI



# 6.5. External Interrupt and Event function overview

The EXTI contains up to 23 independent edge detectors and generates interrupts request or event to the processer. The EXTI has three trigger types: rising edge, falling edge and both edges. Each edge detector in the EXTI can be configured and masked independently.

The EXTI trigger source includes 16 external lines from GPIO pins and 7 lines from internal modules which refers to <u>Table 6-3. EXTI source</u>. All GPIO pins can be selected as an EXTI trigger source by configuring SYSCFG\_EXTISSx registers in SYSCFG module (please refer to <u>System configuration registers (SYSCFG)</u> section for detail).

EXTI can provide not only interrupts but also event signals to the processor. The Cortex®-M4



processor fully implements the Wait For Interrupt (WFI), Wait For Event (WFE) and the Send Event (SEV) instructions. The Wake-up Interrupt Controller (WIC) enables the processor and NVIC to be put into a very low-power sleep mode leaving the WIC to identify and prioritize interrupts and event. EXTI can be used to wake up processor and the whole system when some expected event occurs, such as a special GPIO pin toggling or RTC alarm.

#### Hardware trigger

Hardware trigger may be used to detect the voltage change of external or internal signals. The software should follow these steps to use this function:

- 1. Configure EXTI sources in SYSCFG module based on application requirement.
- 2. Configure EXTI\_RTEN and EXTI\_FTEN to enable the rising or falling detection on related pins. (Software may set both RTENx and FTENx for a pin at the same time to detect both rising and falling changes on this pin).
- 3. Enable interrupts or events by setting related EXTI\_INTEN or EXTI\_EVEN bits.
- 4. EXTI starts to detect changes on the configured pins. The related interrupt or event will be triggered when desired change is detected on these pins. If the interrupt is triggered, the related PDx is set; if the event is triggered, the related PDx is not set. The software should response to the interrupts or events and clear these PDx bits.

#### Software trigger

Software may also trigger EXTI interrupts or events following these steps:

- Enable interrupts or events by setting related EXTI\_INTEN or EXTI\_EVEN bits.
- Set SWIEVx bits in EXTI\_SWIEV register, the related interrupt or event will be triggered immediately. If the interrupt is triggered, the related PDx is set; if the event is triggered, the related PDx is not set. Software should response to these interrupts, and clear related PDx bits.

Table 6-3. EXTI source

EXTI Line Number	Source
0	PA0 / PB0 / PC0 / PD0 / PE0 / PF0 / PG0 / PH0 / PI0
1	PA1 / PB1 / PC1 / PD1 / PE1 / PF1 / PG1 / PH1 / PI1
2	PA2 / PB2 / PC2 / PD2 / PE2 / PF2 / PG2 / PH2 / PI2
3	PA3 / PB3 / PC3 / PD3 / PE3 / PF3 / PG3 / PH3 / PI3
4	PA4 / PB4 / PC4 / PD4 / PE4 / PF4 / PG4 / PH4 / PI4
5	PA5 / PB5 / PC5 / PD5 / PE5 / PF5 / PG5 / PH5 / PI5
6	PA6 / PB6 / PC6 / PD6 / PE6 / PF6 / PG6 / PH6 / PI6
7	PA7 / PB7 / PC7 / PD7 / PE7 / PF7 / PG7 / PH7 / PI7
8	PA8 / PB8 / PC8 / PD8 / PE8 / PF8 / PG8 / PH8 / PI8
9	PA9 / PB9 / PC9 / PD9 / PE9 / PF9 / PG9 / PH9 / PI9
10	PA10 / PB10 / PC10 / PD10 / PE10 / PF10 / PG10 / PH10 / PI10





EXTI Line Number	Source
11	PA11 / PB11 / PC11 / PD11 / PE11 / PF11 / PG11 / PH11 / PI11
12	PA12 / PB12 / PC12 / PD12 / PE12 / PF12 / PG12 / PH12
13	PA13 / PB13 / PC13 / PD13 / PE13 / PF13 / PG13 / PH13
14	PA14 / PB14 / PC14 / PD14 / PE14 / PF14 / PG14 / PH14
15	PA15 / PB15 / PC15 / PD15 / PE15 / PF15 / PG15 / PH15
16	LVD
17	RTC alarm
18	USBFS wakeup
19	Ethernet wakeup
20	USBHS wakeup
21	RTC tamper and timestamp event
22	RTC wakeup



# 6.6. Register definition

EXTI base address: 0x4001 3C00

# 6.6.1. Interrupt enable register (EXTI\_INTEN)

Address offset: 0x00

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved					INTEN22	INTEN21	INTEN20	INTEN19	INTEN18	INTEN17	INTEN16
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INTEN	15 INTEN14	INTEN13	INTEN12	INTEN11	INTEN10	INTEN9	INTEN8	INTEN7	INTEN6	INTEN5	INTEN4	INTEN3	INTEN2	INTEN1	INTEN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22: 0	INTENx	Interrupt enable bit x (x = 022)
		0: Interrupt from linex is disabled
		1: Interrupt from linex is enabled

# 6.6.2. Event enable register (EXTI\_EVEN)

Address offset: 0x04

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved							EVEN22	EVEN21	EVEN20	EVEN19	EVEN18	EVEN17	EVEN16		
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EVEN15	EVEN14	EVEN13	EVEN12	EVEN11	EVEN10	EVEN9	EVEN8	EVEN7	EVEN6	EVEN5	EVEN4	EVEN3	EVEN2	EVEN1	EVEN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22: 0	EVENx	Event enable bit $x (x = 022)$
		0: Event from linex is disabled
		1: Event from linex is enabled



# 6.6.3. Rising edge trigger enable register (EXTI\_RTEN)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									RTEN21	RTEN20	RTEN19	RTEN18	RTEN17	RTEN16
									rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RTEN15	RTEN14	RTEN13	RTEN12	RTEN11	RTEN10	RTEN9	RTEN8	RTEN7	RTEN6	RTEN5	RTEN4	RTEN3	RTEN2	RTEN1	RTEN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22:0	RTENx	Rising edge trigger enable $x (x = 022)$
		0: Rising edge of linex is invalid
		1: Rising edge of linex is valid as an interrupt / event request

# 6.6.4. Falling edge trigger enable register (EXTI\_FTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved					FTEN22	FTEN21	FTEN20	FTEN19	FTEN18	FTEN17	FTEN16
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FTEN15	FTEN14	FTEN13	FTEN12	FTEN11	FTEN10	FTEN9	FTEN8	FTEN7	FTEN6	FTEN5	FTEN4	FTEN3	FTEN2	FTEN1	FTEN0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31: 23	Reserved	Must be kept at reset value.
22: 0	FTENx	Falling edge trigger enable x (x = 022)
		0: Falling edge of linex is invalid
		1: Falling edge of linex is valid as an interrupt / event request

# 6.6.5. Software interrupt event register (EXTI\_SWIEV)

Address offset: 0x10

Reset value: 0x0000 0000



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved					SWIEV22	SWIEV21	SWIEV20	SWIEV19	SWIEV18	SWIEV17	SWIEV16
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SWIEV15	SWIEV14	SWIEV13	SWIEV12	SWIEV11	SWIEV10	SWIEV9	SWIEV8	SWIEV7	SWIEV6	SWIEV5	SWIEV4	SWIEV3	SWIEV2	SWIEV1	SWIEV0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22: 0	SWIEVx	Interrupt / event software trigger x (x = 022)
		0: Deactivate the EXTIx software interrupt / event request
		1: Activate the EXTIx software interrupt / event request

# 6.6.6. Pending register (EXTI\_PD)

Address offset: 0x14

Reset value: 0xXXXX XXXX where X is undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									PD21	PD20	PD19	PD18	PD17	PD16
									rc_w1						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PD15	PD14	PD13	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits	Fields	Descriptions
31: 23	Reserved	Must be kept at reset value.
22: 0	PDx	Interrupt pending status x (x = 022)
		0: EXTI linex is not triggered
		1: EXTI linex is triggered.
		This bit is cleared to 0 by writing 1 to it.



# 7. General-purpose and alternate-function I/Os (GPIO and AFIO)

## 7.1. Overview

There are up to 140 general purpose I / O pins (GPIO), named PA0  $\sim$  PA15, PB0  $\sim$  PB15, PC0  $\sim$  PC15, PD0  $\sim$  PD15, PE0  $\sim$  PE15, PF0  $\sim$  PF15, PG0  $\sim$  PG15, PH0  $\sim$  PH15 and PI0  $\sim$  PI11 for the device to implement logic input / output functions. Each GPIO port has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt / Event Controller Unit (EXTI).

The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. The GPIO pins can be used as alternative functional pins by configuring the corresponding registers regardless of the AF input or output pins.

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Each GPIO pin can be configured as pull-up, pull-down or no pull-up / pull-down. All GPIOs are high-current capable except for analog mode.

## 7.2. Characteristics

- Input / output direction control.
- Schmitt trigger input function enable control.
- Each pin weak pull-up / pull-down function.
- Output push-pull / open drain enable control.
- Output set / reset control.
- External interrupt with programmable trigger edge using EXTI configuration registers.
- Analog input / output configuration.
- Alternate function input / output configuration.
- Port configuration lock.
- Single cycle toggle output capability.

## 7.3. Function overview

Each of the general-purpose I / O ports can be configured as GPIO inputs, GPIO outputs, AF function or analog mode by GPIO 32-bit configuration registers (GPIOx\_CTL). When select AF function, the pad input or output is decided by selected AF function output enable. When the port is output (GPIO output or AFIO output), it can be configured as push-pull or open drain mode by GPIO output mode registers (GPIOx\_OMODE). And the port max speed can




be configured by GPIO output speed registers (GPIOx\_OSPD). Each port can be configured as floating (no pull-up and pull-down), pull-up or pull-down function by GPIO pull-up / pull-down registers (GPIOx\_PUD).

Table 7-1. GPIO configuration table

	PAD TYPE		CTLy	ОМу	PUDy
GPIO		Floating			00
INPUT	×	Pull-up	00	X	01
INFOI		Pull-down			10
		Floating			00
	Push-pull	Pull-up		0	01
GPIO		Pull-down	01		10
OUTPUT		Floating	01		00
	Open-drain	Pull-up		1	01
		Pull-down			10
AFIO		Floating			00
AFIO INPUT	Х	Pull-up	10	X	01
INPUT		Pull-down			10
		Floating			00
	Push-pull	Pull-up		0	01
AFIO		Pull-down	10		10
OUTPUT		Floating	] 10		00
	Open-drain	Pull-up		1	01
		Pull-down			10
ANALOG	Х	Х	11	Х	XX

Figure 7-1. Basic structure of a standard I / O shows the basic structure of an I / O port bit.

Figure 7-1. Basic structure of a standard I / O





## 7.3.1. **GPIO** pin configuration

During or just after the reset period, the alternative functions are all inactive and the GPIO ports are configured into the input floating mode that input disabled without Pull-Up (PU) / Pull-Down (PD) resistors. But the JTAG / Serial-Wired Debug pins are in input PU / PD mode after reset:

PA15: JTDI in PU mode.

PA14: JTCK / SWCLK in PD mode. PA13: JTMS / SWDIO in PU mode.

PB4: NJTRST in PU mode. PB3: JTDO in Floating mode.

The GPIO pins can be configured as inputs or outputs. When the GPIO pins are configured as input pins, all GPIO pins have an internal weak pull-up and weak pull-down which can be chosen. And the data on the external pins can be captured at every AHB clock cycle to the port input status register (GPIOx\_ISTAT).

When the GPIO pins are configured as output pins, user can configure the speed of the ports. And chooses the output driver mode: Push-Pull or Open-Drain mode. The value of the port output control register (GPIOx OCTL) is output on the I / O pin.

There is no need to read-then-write when programming the GPIOx\_OCTL at bit level, the user can modify only one or several bits in a single atomic AHB write access by programming '1' to the bit operate register (GPIOx\_BOP, or for clearing only GPIOx\_BC, or for toggle only GPIOx TG). The other bits will not be affected.

#### 7.3.2. External interrupt / event lines

The port can use external interrupt / event lines only if it is configured in input mode.

## 7.3.3. Alternate functions (AF)

When the port is configured as AFIO (set CTLy bits to "0b10", which is in GPIOx\_CTL registers), the port is used as peripheral alternate functions. Each port has sixteen alternate functions can be configured by GPIO alternate functions selected registers (GPIOx\_AFSELz (z = 0,1)). The detail alternate function assignments for each port are in the device datasheet.

#### 7.3.4. Additional functions

Some pins have additional functions, which have priority over the configuration in the standard GPIO registers. When for ADC or DAC additional functions, the port must be configured as analog mode. When for RTC, WKUPx and oscillators additional functions, the port type is set automatically by related RTC, PMU and RCU registers. These ports can be used as normal GPIO when the additional functions disabled.




## 7.3.5. Input configuration

When GPIO pin is configured as input:

- The schmitt trigger input is enabled.
- The weak pull-up and pull-down resistors could be chosen.
- Every AHB clock cycle the data present on the I / O pin is got to the port input status Register.
- Disable the output buffer.

Figure 7-2. Basic structure of Input configuration shows the input configuration.

Figure 7-2. Basic structure of Input configuration




## 7.3.6. Output configuration

When GPIO pin is configured as output:

- The schmitt trigger input is enabled.
- The weak pull-up and pull-down resistors could be chosen.
- The output buffer is enabled.
- Open Drain Mode: The pad output low level when a "0" in the output control register; while the pad leaves Hi-Z when a "1" in the output control register.
- Push-Pull Mode: The pad output low level when a "0" in the output control register; while the pad output high level when a "1" in the output control register.
- A read access to the port output control register gets the last written value.
- A read access to the port input status register gets the I / O state.

Figure 7-3. Basic structure of Output configuration shows the output configuration.

Figure 7-3. Basic structure of Output configuration





## 7.3.7. Analog configuration

When GPIO pin is used as analog configuration:

- The weak pull-up and pull-down resistors are disabled.
- The output buffer is disabled.
- The schmitt trigger input is disabled.
- The port input status register of this I / O port bit is "0".

Figure 7-4. Basic structure of Analog configuration.

Figure 7-4. Basic structure of Analog configuration



## 7.3.8. Alternate function (AF) configuration

To suit for different device packages, the GPIO supports some alternate functions mapped to some other pins by software.

When be configured as alternate function:

- The output buffer is enabled in open-drain or push-pull configuration.
- The output buffer is driven by the peripheral.
- The schmitt trigger input is enabled.
- The weak pull-up and pull-down resistors could be chosen.
- The I / O pin data is stored into the port input status register every AHB clock.
- A read access to the port input status register gets the I / O state.
- A read access to the port output control register gets the last written value.

<u>Figure 7-5. Basic structure of Alternate function configuration</u> shows the alternate function configuration.






Figure 7-5. Basic structure of Alternate function configuration

## 7.3.9. **GPIO** locking function

The locking mechanism allows the IO configuration to be protected.

The protected registers are GPIOx\_CTL, GPIOx\_OMODE, GPIOx\_OSPD, GPIOx\_PUD and GPIOx\_AFSELz (z=0, 1). It allows the I / O configuration to be frozen by the 32-bit locking register (GPIOx\_LOCK). When the special LOCK sequence has occurred on LKK bit in GPIOx\_LOCK register and the LKy bit is set in GPIOx\_LOCK register, the corresponding port is locked and the corresponding port configuration cannot be modified until the next reset. It recommended to be used in the configuration of driving a power module.

## 7.3.10. GPIO single cycle toggle function

GPIO could toggle the I / O output level in single AHB cycle by writing 1 to the corresponding bit of GPIOx\_TG register. The output signal frequency could up to the half of the AHB clock.



# 7.4. Register definition

GPIOA base address: 0x4002 0000

GPIOB base address: 0x4002 0400

GPIOC base address: 0x4002 0800

GPIOD base address: 0x4002 0C00

GPIOE base address: 0x4002 1000

GPIOF base address: 0x4002 1400

GPIOG base address: 0x4002 1800

GPIOH base address: 0x4002 1C00

GPIOI base address: 0x4002 2000

## 7.4.1. Port control register (GPIOx\_CTL, x = A...I)

Address offset: 0x00

Reset value: 0xA800 0000 for port A; 0x0000 0280 for port B; 0x0000 0000 for others.

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

	31	30	29	26	21	20	25	24	23	22	21	20	19	10	17	10
	CTL1	5[1:0]	CTL1	4[1:0]	CTL1	3[1:0]	CTL1	2[1:0]	CTL1	1[1:0]	CTL1	0[1:0]	CTL	9[1:0]	CTL	B[1:0]
	r\	W	r	w	r	w	r	w	r	W	r	N	r	W	r	w
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī	CTL7	7[1:0]	CTL	6[1:0]	CTL	5[1:0]	CTL	4[1:0]	CTL	B[1:0]	CTL2	2[1:0]	CTL <sup>2</sup>	1[1:0]	CTL	0[1:0]
	rw		rw rw		w	rw		rw		rw		rw		r	w	

Bits	Fields	Descriptions
31:30	CTL15[1:0]	Pin 15 configuration bits
		These bits are set and cleared by software.
		Refer to CTL0[1:0] description
29:28	CTL14[1:0]	Pin 14 configuration bits
		These bits are set and cleared by software.
		Refer to CTL0[1:0] description
27:26	CTL13[1:0]	Pin 13 configuration bits
		These bits are set and cleared by software.
		Refer to CTL0[1:0] description
25:24	CTL12[1:0]	Pin 12 configuration bits
		These bits are set and cleared by software.



Gigabevice		GD
		Refer to CTL0[1:0] description.
23:22	CTL11[1:0]	Pin 11 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
21:20	CTL10[1:0]	Pin 10 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
19:18	CTL9[1:0]	Pin 9 configuration bits These bits are set and cleared by software. Refer to CTL0[1:0] description
17:16	CTL8[1:0]	Pin 8 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
15:14	CTL7[1:0]	Pin 7 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
13:12	CTL6[1:0]	Pin 6 configuration bits These bits are set and cleared by software. Refer to CTL0[1:0] description
11:10	CTL5[1:0]	Pin 5 configuration bits These bits are set and cleared by software. Refer to CTL0[1:0] description
9:8	CTL4[1:0]	Pin 4 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
7:6	CTL3[1:0]	Pin 3 configuration bits These bits are set and cleared by software. Refer to CTL0[1:0] description
5:4	CTL2[1:0]	Pin 2 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
3:2	CTL1[1:0]	Pin 1 configuration bits  These bits are set and cleared by software.  Refer to CTL0[1:0] description
1:0	CTL0[1:0]	Pin 0 configuration bits These bits are set and cleared by software. 00: GPIO Input mode (reset value) 01: GPIO output mode



rw

10: Alternate function mode

11: Analog mode (Input and Output)

# 7.4.2. Port output mode register (GPIOx\_OMODE, x = A...I)

Address offset: 0x04

Reset value: 0x0000 0000

rw

rw

rw

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

26 25 24 23 22 31 30 16 Reserved 10 9 7 0 OM12 OM15 OM14 OM13 OM11 OM10 ОМ9 OM8 OM7 OM6 OM5 OM4 ОМЗ OM2 OM1 OM0

rw

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	OM15	Pin 15 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
14	OM14	Pin 14 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
13	OM13	Pin 13 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
12	OM12	Pin 12 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
11	OM11	Pin 11 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
10	OM10	Pin 10 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
9	OM9	Pin 9 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
8	OM8	Pin 8 output mode bit

rw



		00027 (100 0001 Mariaar
		These bits are set and cleared by software.
		Refer to OM0 description
7	OM7	Pin 7 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
6	OM6	Pin 6 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
5	OM5	Pin 5 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
4	OM4	Pin 4 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description.
3	OM3	Pin 3 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
2	OM2	Pin 2 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
1	OM1	Pin 1 output mode bit
		These bits are set and cleared by software.
		Refer to OM0 description
0	ОМО	Pin 0 output mode bit
		These bits are set and cleared by software.
		0: Output push-pull mode (reset value)
		1: Output open-drain mode

# 7.4.3. Port output speed register (GPIOx\_OSPD, x = A...I)

Address offset: 0x08

Reset value: 0x0C00 0000 for port A; 0x0000 00C0 for port B; 0x0000 0000 for others.

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
OSPD	OSPD15[1:0]		OSPD14[1:0]		OSPD13[1:0]		OSPD12[1:0]		OSPD11[1:0]		OSPD10[1:0]		OSPD9[1:0]		OSPD8[1:0]	
r	w	r	w	n	v	n	W	n	W	n	N	n	W	r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
OSPE	OSPD7[1:0]		OSPD6[1:0]		OSPD5[1:0]		OSPD4[1:0]		OSPD3[1:0]		OSPD2[1:0]		OSPD1[1:0]		OSPD0[1:0]	
r	rw		rw rw		rw rw			N	n	M	rw		rw			



Bits	Fields	Descriptions
31:30	OSPD15[1:0]	Pin 15 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
29:28	OSPD14[1:0]	Pin 14 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
27:26	OSPD13[1:0]	Pin 13 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
25:24	OSPD12[1:0]	Pin 12 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
23:22	OSPD11[1:0]	Pin 11 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description.
21:20	OSPD10[1:0]	Pin 10 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
19:18	OSPD9[1:0]	Pin 9 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
17:16	OSPD8[1:0]	Pin 8 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
15:14	OSPD7[1:0]	Pin 7 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
13:12	OSPD6[1:0]	Pin 6 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
11:10	OSPD5[1:0]	Pin 5 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
9:8	OSPD4[1:0]	Pin 4 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description



-		0202, 1100 0001 Mariaa.
7:6	OSPD3[1:0]	Pin 3 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
5:4	OSPD2[1:0]	Pin 2 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
3:2	OSPD1[1:0]	Pin 1 output max speed bits
		These bits are set and cleared by software.
		Refer to OSPD0[1:0] description
1:0	OSPD0[1:0]	Pin 0 output max speed bits
		These bits are set and cleared by software.
		00: Output speed level 0 (reset state)
		01: Output speed level 1
		10: Output speed level 2
		11: Output speed level 3

## 7.4.4. Port pull-up / pull-down register (GPIOx\_PUD, x = A...I)

Address offset: 0x0C

Reset value: 0x6400 0000 for port A; 0x0000 0100 for port B; 0x0000 0000 for others.

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
PUD1	5[1:0]	PUD1	14[1:0]	PUD1	3[1:0]	PUD1	2[1:0]	PUD1	1[1:0]	PUD1	0[1:0]	PUD	9[1:0]	PUD	8[1:0]	
r	w	rw		rw		n	rw		rw		rw		rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PUD	7[1:0	PUD6[1:0] PUD5[1:0]		5[1:0]	PUD4	PUD4[1:0]		PUD3[1:0]		PUD2[1:0]		PUD1[1:0]		PUD0[1:0]		
r	W	r	w	r	N	n	N	rw		rw		rw		r	rw	

Bits	Fields	Descriptions
31:30	PUD15[1:0]	Pin 15 pull-up or pull-down bits
		These bits are set and cleared by software.
		Refer to PUD0[1:0] description.
29:28	PUD14[1:0]	Pin 14 pull-up or pull-down bits
		These bits are set and cleared by software.
		Refer to PUD0[1:0] description.
27:26	PUD13[1:0]	Pin 13 pull-up or pull-down bits
		These bits are set and cleared by software.
		Refer to PUD0[1:0] description.
25:24	PUD12[1:0]	Pin 12 pull-up or pull-down bits
		These bits are set and cleared by software.



digabevice		OD32A430
		Refer to PUD0[1:0] description.
23:22	PUD11[1:0]	Pin 11 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
21:20	PUD10[1:0]	Pin 10 pull-up or pull-down bits  These bits are set and cleared by software.  Refer to PUD0[1:0] description.
19:18	PUD9[1:0]	Pin 9 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
17:16	PUD8[1:0]	Pin 8 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
15:14	PUD7[1:0]	Pin 7 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
13:12	PUD6[1:0]	Pin 6 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
11:10	PUD5[1:0]	Pin 5 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
9:8	PUD4[1:0]	Pin 4 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
7:6	PUD3[1:0]	Pin 3 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
5:4	PUD2[1:0]	Pin 2 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
3:2	PUD1[1:0]	Pin 1 pull-up or pull-down bits These bits are set and cleared by software. Refer to PUD0[1:0] description.
1:0	PUD0[1:0]	Pin 0 pull-up or pull-down bits  These bits are set and cleared by software.  00: Floating mode, no pull-up and pull-down (reset value)  01: With pull-up mode



10: With pull-down mode

11: Reserved

## 7.4.5. Port input status register (GPIOx\_ISTAT, x = A...I)

Address offset: 0x10

Reset value: 0x0000 XXXX

This register has to be accessed by word (32-bit).

27 24 30 26 25 31 21 20 17 16 Reserved 15 14 13 12 11 10 9 8 7 0 ISTAT14 ISTAT13 ISTAT12 ISTAT11 ISTAT10 ISTAT9 ISTAT7 ISTAT6 ISTAT5 ISTAT4 ISTAT1 ISTAT15 ISTAT8 ISTAT3 ISTAT2 ISTAT0

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	ISTATy	Pin input status (y=015)
		These bits are set and cleared by hardware.
		0: Input signal low
		1: Input signal high

# 7.4.6. Port output control register (GPIOx\_OCTL, x = A...I)

Address offset: 0x14

Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

15 10 9 8 0 11 OCTL14 OCTL15 OCTL13 OCTL12 OCTL11 OCTL10 OCTL9 OCTL8 OCTL7 OCTL6 OCTL5 OCTL4 OCTL3 OCTL2 OCTL1 OCTL0 rw rw rw rw rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	OCTLy	Pin output control (y=015)
		These bits are set and cleared by software.
		0: Pin output low
		1: Pin output high



## 7.4.7. Port bit operate register (GPIOx\_BOP, x = A...I)

Address offset: 0x18

Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
-	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BOP15	BOP14	BOP13	BOP12	BOP11	BOP10	BOP9	BOP8	BOP7	BOP6	BOP5	BOP4	BOP3	BOP2	BOP1	BOP0


Bits	Fields	Descriptions
31:16	CRy	Pin Clear bit y(y=015)
		These bits are set and cleared by software.
		0: No action on the corresponding OCTLy bit
		1: Clear the corresponding OCTLy bit to 0
15:0	ВОРу	Pin Set bit y(y=015)
		These bits are set and cleared by software.
		0: No action on the corresponding OCTLy bit
		1: Set the corresponding OCTLy bit to 1

## 7.4.8. Port configuration lock register (GPIOx\_LOCK, x = A...I)

Address offset: 0x1C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



Bits	Fields	Descriptions	
31:17	Reserved	Must be kept at reset value.	



16	LKK	Lock sequence key
		It can only be setted using the Lock Key Writing Sequence. And can always be reac
		0: GPIO_LOCK register is not locked and the port configuration is not locked.
		1: GPIO_LOCK register is locked until an MCU reset.
		LOCK key configuration sequence.
		Write 1→Write 0→Write 1→ Read 0→ Read 1
		<b>Note:</b> The value of LK[15:0] must hold during the LOCK Key Writing sequence.
15:0	LKy	Port Lock bit y (y=015)
		These bits are set and cleared by software.
		0: The corresponding bit port configuration is not locked
		1: The corresponding bit port configuration is locked when LKK bit is "1"

## 7.4.9. Alternate function selected register 0 (GPIOx\_AFSEL0, x = A...I)

Address offset: 0x20

Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
SEL7[3:0]					SEL		SEL5[3:0]				SEL4[3:0]					
	rw				rw				rw				rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	SEL3[3:0]				SEL2	2[3:0]		SEL1[3:0]				SEL0[3:0]				
	r	W			r	w		rw				rw				

Bits	Fields	Descriptions
31:28	SEL7[3:0]	Pin 7 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
27:24	SEL6[3:0]	Pin 6 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
23:20	SEL5[3:0]	Pin 5 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
19:16	SEL4[3:0]	Pin 4 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
15:12	SEL3[3:0]	Pin 3 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.



algabatica		CDCZ/ (400 03C) Marida
11:8	SEL2[3:0]	Pin 2 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
7:4	SEL1[3:0]	Pin 1 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL0 [3:0] description.
3:0	SEL0[3:0]	Pin 0 alternate function selected
		These bits are set and cleared by software.
		0000: AF0 selected (reset value)
		0001: AF1 selected
		0010: AF2 selected
		0011: AF3 selected
		1111: AF15 selected

# 7.4.10. Alternate function selected register 1 (GPIOx\_AFSEL1, x = A...I)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		SEL1	5[3:0]			SEL1	4[3:0]			SEL1	3[3:0]			SEL1	2[3:0]	
		n	w			r	W			r	w			r	w	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		SEL1	1[3:0]			SEL1	0[3:0]			SEL	9[3:0]		SEL8[3:0]			
	DW.					n	A/			-	M.		rw.			

Bits	Fields	Descriptions
31:28	SEL15[3:0]	Pin 15 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
27:24	SEL14[3:0]	Pin 14 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
23:20	SEL13[3:0]	Pin 13 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
19:16	SEL12[3:0]	Pin 12 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.



31

-		
15:12	SEL11[3:0]	Pin 11 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
11:8	SEL10[3:0]	Pin 10 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
7:4	SEL9[3:0]	Pin 9 alternate function selected
		These bits are set and cleared by software.
		Refer to SEL8[3:0] description.
3:0	SEL8[3:0]	Pin 8 alternate function selected
		These bits are set and cleared by software.
		0000: AF0 selected (reset value)
		0001: AF1 selected
		0010: AF2 selected
		0011: AF3 selected
		1111: AF15 selected

## 7.4.11. Bit clear register (GPIOx\_BC, x = A...I)

Address offset: 0x28 Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CR15	CR14	CR13	CR12	CR11	CR10	CR9	CR8	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CRy	Pin Clear bit y (y=015)
		These bits are set and cleared by software.
		0: No action on the corresponding OCTLy bit
		1: Clear the corresponding OCTLy bit

# 7.4.12. Port bit toggle register (GPIOx\_TG, x = A...I)

Address offset: 0x2C





Reset value: 0x0000 0000

This register has to be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TG15	TG14	TG13	TG12	TG11	TG10	TG9	TG8	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0
w	W	w	w	w	w	W	w	W/	W/	w	W	\M/	w	W	W

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	TGy	Pin toggle bit y (y=015)
		These bits are set and cleared by software.
		0: No action on the corresponding OCTLy bit
		1: Toggle the corresponding OCTLy bit



# 8. Cyclic redundancy checks management unit (CRC)

## 8.1. Overview

A cyclic redundancy check (CRC) is an error-detecting code commonly used in digital networks and storage devices to detect accidental changes to raw data.


This CRC calculation unit can be used to calculate 32 bit CRC code with fixed polynomial.

## 8.2. Characteristics

- 32-bit data input and 32-bit data output. Calculation period is 4 AHB clock cycles for 32-bit input data size from data entered to the calculation result available.
- Free 8-bit register is unrelated to calculation and can be used for any other goals by any other peripheral devices.
- Fixed polynomial: 0x4C11DB7: X<sup>32</sup>+X<sup>26</sup>+X<sup>23</sup>+X<sup>22</sup>+X<sup>16</sup>+X<sup>12</sup>+X<sup>11</sup>+X<sup>10</sup>+X<sup>8</sup>+X<sup>7</sup>+X<sup>5</sup>+X<sup>4</sup>+X<sup>2</sup>+X+1

This 32-bit CRC polynomial is a common polynomial used in Ethernet.

Figure 8-1. Block diagram of CRC calculation unit





## 8.3. Function overview

■ CRC management unit is used to calculate the 32-bit raw data, and CRC\_DATA register will receive the raw data and store the calculation result.

If the CRC\_DATA register has not been cleared by software setting the CRC\_CTL register, the new input raw data will be calculated based on the result of previous value of CRC\_DATA.

During CRC During CRC calculation AHB will not be hanged because of the existence of the 32-bit input buffer.

■ This module supplies an 8-bit free register CRC\_FDATA.

CRC\_FDATA is unrelated to the CRC calculation, any value you write in will be read out at anytime.



# 8.4. Register definition

CRC base address: 0x4002 3000

## 8.4.1. Data register (CRC\_DATA)

Address offset: 0x00

Reset value: 0xFFFF FFFF

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATA	[31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATA	[15:0]							

rw

Bits	Fields	Descriptions
31:0	DATA[31:0]	CRC calculation result bits
		Software writes and reads.
		This register is used to calculate new data, and the register can be written the new
		data directly. Written value cannot be read because the read value is the previous
		CRC calculation result.

## 8.4.2. Free data register (CRC\_FDATA)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Rese	erved							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved FDATA[7:0]	Reserved											FDAT	A[7:0]			

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	FDATA[7:0]	Free Data Register bits
		Software writes and reads.
		These bits are unrelated with CRC calculation. This byte can be used for any goal
		by any other peripheral. The CRC_CTL register will take no effect to the byte.



#### Control register (CRC\_CTL) 8.4.3.

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								RST

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	RST	Set this bit can reset the CRC_DATA register to the value of 0xFFFFFFF then automatically cleared itself to 0 by hardware. This bit will take no effect to CRC_FDATA.
		Software writes and reads.



# 9. True random number generator (TRNG)

## 9.1. Overview

The true random number generator (TRNG) module can generate a 32-bit random value by using continuous analog noise.

## 9.2. Characteristics

- About 40 periods of TRNG\_CLK are needed between two consecutive random numbers
- 32-bit random value seed is generated from analog noise, so the random number is a true random number.

## 9.3. Function overview




Figure 9-1. TRNG block diagram

The random number seed comes from analog circuit. This analog seed is then plugged into a linear feedback shift register (LFSR), where a 32-bit width random number is generated.

The analog seed is generated by several ring oscillators. The LFSR is driven by a configurable TRNG\_CLK (refer to <u>Reset and clock unit (RCU)</u> chapter), so that the quality of the generated random number depends on TRNG\_CLK exclusively, no matter what HCLK frequency was set or not.

The 32-bit value of LFSR will be transferred into TRNG\_DATA register after a sufficient



number of seeds have been sent to the LFSR.

At the same time, the analog seed and TRNG\_CLK clock are monitored. When an analog seed error or a clock error occurs, the corresponding status bit in TRNG\_STAT will be set and an interrupt will generate if the TRNGIE bit in TRNG\_CTL is set.

## 9.3.1. Operation flow

The following steps are recommended for using TRNG block:

- 1). Enable the interrupt as necessary, so that when a random number or an error occurs, an interrupt will be generated.
- 2). Enable the TRNGEN bit.
- 3). When an interrupt occurs, check the status register TRGN\_STAT, if SEIF=0, CEIF=0 and DRDY=1, then the random value in the data register could be read.

As required by the FIPS PUB 140-2, the first random data in data register should be saved but not be used. Every subsequent new random data should be compared to the previously random data. The data can only be used if it is not equal to the previously one.

## 9.3.2. Error flags

#### **Clock Error**

When the TRNG\_CLK frequency is lower than the 1/16 of HCLK, the CECS and CEIF bit will be set. In this case, the application should check TRNG\_CLK and HCLK frequency configurations and then clear CEIF bit. Clock error will not impact the previous random data.

### **Seed Error**

When the analog seed is not changed or always changing during 64 TRNG\_CLK periods, the SECS and SEIF bit will be set. In this case, the random data in data register should not be used. The application needs to clear the SEIF bit, then clear and set TRNGEN bit for restarting the TRNG.



# 9.4. Register definition


TRNG base address: 0x5006 0800

## 9.4.1. Control register (TRNG\_CTL)

Address offset: 0x00

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).



rw r

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	TRNGIE	Interrupt enabled bit. This bit controls the generation of an interrupt when
		DRDY,SEIF or CEIF was set
		0: Disable TRNG Interrupt
		1: Enable TRNG Interrupt
2	TRNGEN	TRNG enabled bit.
		0: Disable TRNG module
		1: Enable TRNG module
1:0	Reserved	Must be kept at reset value.

## 9.4.2. Status register (TRNG\_STAT)

Address offset: 0x04

Reset value: 0x0000 0000

This register can be accessed by byte(8-bit), half-word(16-bit) and word(32-bit).

31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved					SEIF	CEIF	Rese	rved	SECS	CECS	DRDY
									rc_w0	rc_w0	•		r	r	r



Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	SEIF	Seed error interrupt flag
		This bit will be set if more than 64 consecutive same bit or more than 32
		consecutive 01(or 10) changing are detected.
		0: No fault detected
		1: Seed error has been detected. The bit is cleared by writing 0.
5	CEIF	Clock error interrupt flag
		This bit will be set if TRNG_CLK frequency is lower than 1/16 HCLK frequency.
		0: No fault detected
		1: Clock error has been detected. The bit is cleared by writing 0.
4:3	Reserved	Must be kept at reset value
2	SECS	Seed error current status
		0: Seed error is not detected at current time. In case of SEIF=1 and SECS=0, it
		means seed error has been detected before but now is recovered.
		1: Seed error is detected at current time if more than 64 consecutive same bits or
		more than 32 consecutive 01(or 10) changing are detected
1	CECS	Clock error current status
		0: Clock error is not detected at current time. In case of CEIF=1 and CECS=0, it
		means clock error has been detected before but now is recovered.
		1: Clock error is detected at current time. TRNG_CLK frequency is lower than 1/16
		HCLK frequency
0	DRDY	Random Data ready status bit. This bit is cleared by reading the TRNG_DATA
		register and set when a new random number is generated.
		0: The content of TRNG data register is not available.
		1: The content of TRNG data register is available

## 9.4.3. Data register (TRNG\_DATA)

Address offset: 0x08

Reset value: 0x0000 0000

Application must make sure DRDY is set before reading this register.

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TRNGDA	TA[31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TRNGD	ATA[15:0]							

.





Bits	Fields	Descriptions
31:0	TRNGDATA[31:0]	32-Bit Random data



## 10. Direct memory access controller (DMA)

### 10.1. Overview

The direct memory access (DMA) controller provides a hardware method of transferring data between peripherals and/or memory without intervention from the MCU, thereby increasing system performance by off-loading the MCU from copying large amounts of data and avoiding frequent interrupts to serve peripherals needing more data or having available data.

Two AHB master interfaces and eight four-word depth 32-bit width FIFOs are presented in each DMA controller, which achieves a high DMA transmission performance. There are 16 independent channels in the DMA controller (8 for DMA0 and 8 for DMA1). Each channel is assigned a specific or multiple target peripheral devices for memory access request management. Two arbiters respectively for memory and peripheral are implemented inside to handle the priority among DMA requests.

Both the DMA controller and the Cortex®-M4 core implement data access through the system bus. An arbitration mechanism is implemented to solve the competition between these two masters. When the same peripheral is targeted, the MCU access will be suspended for some specific bus cycles. A round-robin scheduling algorithm is utilized in the bus matrix to guaranty at least half the bandwidth to the MCU.

### 10.2. Characteristics


- Two AHB master interface for transferring data, and one AHB slave interface for programming DMA.
- 16 channels (8 for DMA0 and 8 for DMA1), up to 8 peripherals per channel with fixed hardware peripheral requests.
- Support independent single, 4, 8, 16-beat incrementing burst memory and peripheral transfer.
- Support switch-buffer transmission between peripheral and memory.
- Software DMA channel priority (low, medium, high, ultra high) and hardware DMA channel priority (DMA channel 0 has the highest priority and DMA channel 7 has the lowest priority).
- Support independent 8, 16, 32-bit memory and peripheral transfer.
- Support independent fixed and increasing address generation algorithm of memory and peripheral.
- Support circular transfer mode.
- Support three transfer modes:
  - Read from memory and write to peripheral.
  - Read from peripheral and write to memory.
  - Read from memory and write to memory (only for DMA1).



- Both DMA and peripheral can be configured as flow controller
  - DMA: Programmable length of data to be transferred, max to 65535.
  - Peripheral: The last request signal given to DMA from peripheral determines the end of transfer.
- Support two data processing modes by use of the four-word depth 32-bit width FIFOs:
  - Multi-data mode: Pack/Unpack data when memory transfer width are different from peripheral transfer width.
  - Single-data mode: Read data from source when FIFO is empty and write data to destination when one data has been pushed into FIFO.
- One separate interrupt per channel with five types of event flags.
- Support interrupt enable and clear.

# 10.3. Block diagram

Figure 10-1. Block diagram of DMA



As shown in <u>Figure 10-1. Block diagram of DMA</u>, a DMA controller consists of four main parts:

- DMA configuration through AHB slave interface.
- Data access through two AHB master interfaces respectively for memory access and peripheral access.
- Two arbiters inside to manage multiple peripheral requests coming at the same time.
- Channel data management to control data packing/unpacking and counting.



### 10.4. Function overview

The DMA controller transfers data from one address to another without CPU intervention. It supports multiple data sizes, burst types, address generation algorithm, priority levels and several transfer modes to allow for flexible application by configuring the corresponding bits in DMA registers. All the DMA registers can be 32-bit configured through AHB slave interface.

Three transfer modes are supported, including peripheral-to-memory, memory-to-peripheral and memory-to-memory, which is determined by the TM bits in the DMA\_CHxCTL register, as listed in *Table 10-1. Transfer mode*.


Table 10-1. Transfer mode

Transfer mode	TM[1:0]	Source	Destination		
Darinhard to mamary	00		DMA_CHxM0ADDR/		
Peripheral to memory	00	DMA_CHxPADDR	DMA_CHxM1ADDR1		
Mamaruta parinharal	01	DMA_CHxM0ADDR/	DMA CHYDADDD		
Memory to peripheral	01	DMA_CHxM1ADDR	DMA_CHxPADDR		
Maman, ta maman,	10		DMA_CHxM0ADDR/		
Memory to memory	10	DMA_CHxPADDR	DMA_CHxM1ADDR		

**Note**: 1. The MBS bit in DMA\_CHxCTL register determines which is selected as the memory buffer address in DMA\_CHxM0ADDR and DMA\_CHxM1ADDR register. For more information, refer to section <a href="Switch-buffer mode">Switch-buffer mode</a>.

2. The TM bits in DMA\_CHxCTL register are forbidden to configure to 0b11, or the channel will be automatically disabled.

Figure 10-2. Data stream for three transfer modes



As shown in <u>Figure 10-2. Data stream for three transfer modes</u>, Two AHB master interfaces are implemented in each DMA respectively for memory and peripheral.



- Memory to peripheral: read data from memory through AHB master interface for memory, and write data to peripheral through AHB master interface for peripheral;
- Peripheral to memory: read data from peripheral through AHB master interface for peripheral, and write data to memory through AHB master interface for memory;
- Memory to memory: read data from memory through AHB master interface for peripheral, and write data to another memory through AHB master interface for memory.


## 10.4.1. Peripheral handshake

To ensure a well-organized and efficient data transfer, a handshake mechanism is introduced between the DMA and peripherals, including a request signal and a acknowledge signal:

- Request signal asserted by peripheral to DMA controller, indicating that the peripheral is ready to transmit or receive data.
- Acknowledge signal responded by DMA to peripheral, indicating that the DMA controller has initiated an AHB command to access the peripheral.

<u>Figure 10-3. Handshake mechanism</u> shows how the handshake mechanism works between the DMA controller and peripherals.

Figure 10-3. Handshake mechanism



Each DMA has 8 channels, with fixed multiple peripheral requests. The PERIEN bits in the DMA\_CHxCTL register determine which peripheral request signal connectes to each DMA channel. The peripheral requests mapping of DMA0 is listed in <u>Table 10-2</u>. <u>Peripheral requests to DMA0</u>, and the peripheral requests mapping of DMA1 is listed in <u>Table 10-3</u>. <u>Peripheral requests to DMA1</u>.

As listed in the <u>Table 10-2. Peripheral requests to DMA0</u> and <u>Table 10-3. Peripheral requests to DMA1</u>, a peripheral request can be connected to two different DMA channels. It is forbidden to simultaneously enable these two DMA channels with selecting the same peripheral request. For example, in DMA0, SPI2\_RX is connected to channel 0 and channel 2. When the PERIEN bits in the DMA\_CH0CTL register are configured to 0b000 and the PERIEN bits in the DMA\_CH2CTL register are configured to 0b000, enable these two channels and responsing the request from SPI2 at the same time will cause transmission error.



Table 10-2. Peripheral requests to DMA0

Cha	nnel	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
	000	SPI2_RX	•	SPI2_RX	SPI1_RX	SPI1_TX	SPI2_TX	•	SPI2_TX
	001	I2C0_RX	•	TIMER6_UP	•	TIMER6_UP	I2C0_RX	I2C0_TX	I2C0_TX
	010	TIMER3_CH		I2S2_ADD_	TIMER3_CH	I2S1_ADD_T	I2S2_ADD_	TIMER3 UP	TIMER3_C
	010	0	•	RX	1	Х	TX	TIMENS_OF	H2
PER	011	I2S2_ADD_ RX	TIMER1_UP TIMER1_CH 2	I2C2_RX	I2S1_ADD_ RX	I2C2_TX	TIMER1_CH 0	TIMER1_C H1 TIMER1_C H3	TIMER1_UP TIMER1_C H3
PERIEN[2:0]	100	UART4_RX	USART2_RX	UART3_RX	USART2_TX	UART3_TX	USART1_R X	USART1_T X	UART4_TX
	101	UART7_TX	UART6_TX	TIMER2_CH 3 TIMER2_UP	UART6_RX	TIMER2_CH 0 TIMER2_TG	TIMER2_CH	UART7_RX	TIMER2_C H2
	110	2	TIMER4_CH 3 TIMER4_TG	TIMER4_CH 0	TIMER4_CH 3 TIMER4_TG	TIMER4_CH	•	TIMER4_UP	•
	111	•	TIMER5_UP	I2C1_RX	I2C1_RX	USART2_TX	DAC0	DAC1	I2C1_TX

Table 10-3. Peripheral requests to DMA1

Cha	nnel	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
				TIMER7_CH				TIMER0_CH	
				0			•	0	
	000	ADC0	•	TIMER7_CH	•	ADC0		TIMER0_CH	•
	000	71200	·	1	•	71200	•	1	
				TIMER7_CH				TIMER0_CH	
				2				2	
	001	•	DCI	ADC1	ADC1	•	SPI5_TX	SPI5_RX	DCI
	010	ADC2	ADC2	•	SPI4_RX	SPI4_TX	•	•	•
P	011	SPI0_RX	•	SPI0_RX	SPI0_TX	•	SPI0_TX	•	•
	400	ODIO DV	ODIO TV	USART0_R	0010		USART0_R	0010	LICADTO TV
PERIEN[2:0]	100	SPI3_RX	SPI3_TX	X	SDIO	•	X	SDIO	USART0_TX
ë	404		USART5_R	USART5_R	ODIO DV	ODIO TV		USART5_T	LICADTE TV
	101	•	X	X	SPI3_RX	SPI3_TX	•	Х	USART5_TX
						TIMER0_CH			
			TIMERO CH	TIMERO CH	TIMER0_CH	3	TIMERO II	TIMER0_CH	
	110	TIMER0_TG	0	1	0	TIMER0_TG	P	2	•
			U	l	U	TIMER0_CM	Г	2	
						Т			
	111	_	TIMEDZ LID	TIMER7_CH	TIMER7_CH	TIMER7_CH	CDIA DV	CDIA TV	TIMER7_CH
	111	•	TIMER7_UP	0	1	2	SPI4_RX	SPI4_TX	3



## GD32A490 User Manual

Cha	nnel	Channel 0	Channel 1	Channel 2	Channel 3	Channel 4	Channel 5	Channel 6	Channel 7
									TIMER7_TG
									TIMER7_CM
									Т

### 10.4.2. Data process

#### **Arbitration**

Two arbiters are implemented in each DMA respectively for memory and peripheral port. When two or more requests are received at the same time, the arbiter determines which channel is selected to respond according to the following priority rules:

- Software priority: Four levels, including low, medium, high and ultra high by configuring the PRIO bits in the DMA CHxCTL register.
- For channels with equal software priority level, priority is given to the channel with lower channel number.

#### Transfer width, burst and counter

#### Transfer width

PWIDTH and MWIDTH in the DMA\_CHxCTL register indicate the data width of a peripheral and memory transfer seperately. The DMA supports 8-bit, 16-bit and 32-bit transfer width. In multi-data mode, if PWIDTH is not equal to MWIDTH, the DMA can automatically packs/unpacks data to achieve an integrated and correct data transfer operation. In single-data mode, MWIDTH is automatically locked as PWIDTH by hardware immediately after enable the DMA channel.

#### Transfer burst type

PBURST and MBURST in the DMA\_CHxCTL register indicate the burst type of a peripheral and memory transfer seperately. The DMA supports single burst, 4-beat, 8-beat and 16-beat incrementing burst for peripheral port and memory port. In single-data mode, only single burst type is supported and PBURST and MBURST are automatically locked as '00' by hardware immediately after enable the DMA channel.

In peripheral-to-memory or memory-to-peripheral mode, if PBURST is different from '00', DMA responses a increasing burst transfer of 4, 8, 16-beat based on the PBURST bits for each peripheral request. If the remaining bytes number of data item to be transferred is less than the bytes number needed for a burst transfer, the remaining data items are transferred in single transaction.

AMBA protocol specifies that bursts must not cross a 1kB address boundary, or a transfer error will be responsed to the master. In each DMA, the peripheral burst transfer crossing a



1kB address boundary is decomposed to 4, 8 or 16 single transactions depend on the PBURST bits, as the same as the memory burst transfer.

#### **Transfer counter**

The CNT bits in the DMA\_CHxCNT register control how many data to be transmitted on the channel and must be configured before enable the CHEN bit in the register. If the peripheral is configured as the flow controller, the CNT bits are forced to '0xFFFF' immediately after enabling the channel whatever the CNT bits are. During the transmission, the CNT bits indicate the remaining number of data items to be transferred.

The CNT bits are related to peripheral transfer width, the number of data bytes to be transferred is the CNT bits multiplied by the byte number of the peripheral transfer width. For example, if the PWIDTH bits are equal to '10', and the number of data bytes to be transferred is CNT×4. The CNT bits is decreased by 1 when a single or a beat of the burst peripheral transfer (the source memory transfer in the memory-to-memory mode) has been completed even if the transfer mode is peripheral-to-memory or memory-to-memory.

When configuring the CNT bits, the following rules must be respected to guarantee a good DMA operation:

If the circular mode is disabled by clearing the CMEN bit in the DMA\_CHxCTL register, the rules to configure the CNT bits in the DMA\_CHxCNT register based on the transfer width are listed in the <u>Table 10-4 CNT configuration</u>.

The number of data bytes must be an integer multiple of the memory transfer width to guarantee an integrated single memory transfer.

**Note**: The number of data bytes does not need to be an interger multiple of the bytes number of a memory burst transfer or a peripheral burst number if the PBURST or/and MBURST bits are not equal to '00'. The remaining data not enough for a burst transfer are transferred can be divided into single transaction automatically.

Table 10-4. CNT configuration

PWIDTH	MWIDTH	CNT
8-bit	16-bit	Multiple of 2
8-bit	32-bit	Multiple of 4
16-bit	32-bit	Multiple of 2
Oth	Any value	

- If the circular mode is enabled by setting the CMEN bit in the DMA\_CHxCTL register. The
  number of data bytes must be an integer multiple of the byte number of a peripheral burst
  transfer and a memory burst transfer to gurantee an integrated memory and peripheral
  burst transfer:
- a) CNT / PBURST beats must be an integer.
- b) (CNT\*PWIDTH bytes)/(MURST beats\*MWIDTH bytes) mus be an integer.



#### Note:

PWIDTH\_bytes is the byte number of the peripheral transfer width, 1 for 8-bit, 2 for 16-bit and 4 for 32-bit.

PBURST\_beats is the beat number of a peripheral burst transfer, 1 for single burst, 4 for INCR4, 8 for INCR8 and 16 for INCR16.

MWIDTH\_bytes is the byte number of the peripheral transfer width, 1 for 8-bit, 2 for 16-bit and 4 for 32-bit.

MBURST\_beats is the beat number of a peripheral burst transfer, 1 for single burst, 4 for INCR4, 8 for INCR8 and 16 for INCR16.

#### For example:

- 1. If PWIDTH is 16-bit, PBURST is INCR4, MWIDTH is 8-bit and MBURST is INCR16, CNT/4 and (CNT×2)/(1×16) must be an integer, so the CNT bits must be configured to the multiple of 8.
- If the If PWIDTH is 8-bit, PBURST is INCR16, MWIDTH is 16-bit and MBURST is INCR4, CNT/16 and (CNT×1)/(2×4) must be an integer, so the CNT bits must be configured to the multiple of 16.

**Note**: when the switch-buffer mode is enabled by setting the SBMEN bit in the DMA\_CHxCTL register, the circular mode is enabled automatically by hardware, and the above rules must also be respected.

#### **FIFO**

A four-word depth 32-bit FIFO is implemented as a data buffer for each DMA channel. Data reading from the source address is stored in the FIFO temporarily and transmitted to the destination through the destination port. Two data processing modes are supported depend on the FIFO configuration, including single-data mode and multi-data mode. When the transfer mode is memory-to-memory, only multi-data mode is supported to implement the DMA data processing.

#### Multi-data mode

The multi-data mode is selected by configuring the MDMEN bit in the DMA\_CHxFCTL register to '1'.

In this mode, the DMA responds the source request when there is enough FIFO space for a source transfer, pushing the data reading from the source address into the FIFO. If the destination is a peripheral, the DMA responds the peripheral request when there is enough FIFO data for a peripheral burst transfer. If the memory is configured as the destination, the FIFO counter critical value configured in the FCCV bits of the DMA\_CHxFCTL register controls the memory data processing. Only when the FIFO counter is reached the critical value, the data in the FIFO are entirely poped and written into the memory address.



To gurantee a good DMA behavior, the FIFO counter critical value (FCCV bits in the DMA\_CHxFCTL register) must be an integer multiple of a memory burst transfer to ensure there is enough data for memory burst transfers. The configuration rules of the FIFO counter critical value depending on memory transfer width and memory burst types are listed in <u>Table</u> 10-5. FIFO counter critical value configuration rules.

Table 10-5. FIFO counter critical value configuration rules

MANAZIDILL	MBURST	FIFO counter critical value			
MIMIDIH		1-word	2-word	3-word	4-word
8-bit	single	4 single	8 single	12 single	16 single
		transactions	transactions	transactions	transactions
	INCR4	1 burst transaction	2 burst transactions	3 burst transactions	4 burst transactions
	INCR8	ERROR	1 burst transaction	ERROR	2 burst transactions
	INCR16	ERROR	ERROR	ERROR	1 burst transaction
16-bit	single	2 single	4 single	6 single	8 single
		transactions	transactions	transactions	transactions
	INCR4	ERROR	1 burst transaction	ERROR	2 burst transactions
	INCR8	ERROR	ERROR	ERROR	1 burst transaction
	INCR16	ERROR	ERROR	ERROR	ERROR
	single	1 single	2 single	3 single	4 single
32-bit		transaction	transactions	transactions	transactions
	INCR4	ERROR	ERROR	ERROR	1 burst transactions
	INCR8	ERROR	ERROR	ERROR	ERROR
	INCR16	ERROR	ERROR	ERROR	ERROR

**Note:** When the transfer mode is peripheral-to-memory, if the PBURST\_beats×PWIDTH\_bytes = 16, the FIFO counter critical value must not be equal to '10'. When receiving a peripheral request, DMA initiates a peripheral burst transfer to entirely fill the FIFO. Then DMA lanches memory burst transfers to pop three words from the FIFO depending on the FIFO counter critical value and a word is still remained in the FIFO. There is no enough space for a peripheral burst transfer and the FIFO counter critical value is not reached, which make DMA transfer frozen.

#### Single-data mode

The single-data mode is selected by configuring the MDMEN bit in the DMA\_CHxFCTL register to '0'. In this mode, only single transfer is supported to implement the DMA data access, and the FIFO counter critical value configured in the FCCV bits of the DMA\_CHxFCTL register has no meaning.

In single-data mode, DMA responds the source request only when the FIFO is empty, pushing the data reading from the source address into the FIFO whatever the source transfer width is. When the FIFO is not empty, DMA responds the destination request, poping the data from the FIFO and writing it to the destination address.




#### Pack/Unpack

In single-data mode, the MWIDTH bits are equal to the PWIDTH bits by force, data packing/unpacking is not needed.

In multi-data mode, the independent PWIDTH and MWIDTH bits configuration are supported for flexible DMA transfer. When the PWIDTH bits and the MWIDTH bits are not equal, DMA reading access and writing access are executed in different transfer width, and DMA packs/unpacks the data automatically. In DMA transfer operation, only little-endian addressing for both memory and peripheral is supported.

Suppose the CNT bits are 16, the PWIDTH bits are equal to '00', and both PNAGA and MNAGA are set. The DMA transfer operations for different MWIDTH are shown in the <u>Figure 10-4. Data packing/unpacking when PWIDTH = '00'</u>.


#### Figure 10-4. Data packing/unpacking when PWIDTH = '00'



■ Suppose the CNT bits are 8, the PWIDTH bits are equal to '01', and both PNAGA and MNAGA are set. The DMA transfer operations for different MWIDTH are shown in the *Figure 10-5. Data packing/unpacking when PWIDTH = '01'*.




## Figure 10-5. Data packing/unpacking when PWIDTH = '01'



■ Suppose DMA\_CHxCNT is 4, the PWIDTH bits are equal to '10', and both PNAGA and MNAGA are set. The DMA transfer operations for different MWIDTH are shown in the Figure 10-6. Data packing/unpacking when PWIDTH = '10'.

Figure 10-6. Data packing/unpacking when PWIDTH = '10'



#### 10.4.3. Address generation

Two kinds of address generation algorithm are implemented independently for memory and peripheral, including the fixed mode and the increased mode. The PNAGA and MNAGA bit in the DMA\_CHxCTL register are used to configure the next address generation algorithm of peripheral and memory.

In the fixed mode, the next address is always equal to the base address configured in the base address registers (DMA CHxPADDR, DMA CHxM0ADDR, and DMA CHxM1ADDR).

In the increasing mode, the next address is euqal to the current address plus 1 or 2 or 4, depending on the transfer data width. In Multi-data mode with PBURST in the DMA\_CHxCTL



register is '00', if PAIF in the DMA\_CHxCTL register is enabled, the next peripheral address increment is fixed to 4, and has nothing to do with the peripheral transfer data width. The PAIF has no meaning to the memory address generation.

**Note**: If PAIF in the DMA\_CHxCTL register is enable, the peripheral base address configured in the DMA\_CHxPADDR register must be 32-bit alignment.

#### 10.4.4. Circular mode

Circular mode is implemented to handle continue peripheral requests. The CMEN bit in the DMA\_CHxCTL register is used to enable/disable the circular mode. Circular mode is available only when DMA controls the transfer flow. When the peripheral is selected as the transfer flow controller by setting the TFCS, the circular mode is automatically disabled immediately after the channel is enabled.

In circular mode, the CNT bits are automatically reloaded with the pre-programmed value and the full transfer finish flag is asserted at the end of every DMA transfer. DMA can always respond the peripheral request until a transfer error is detected or the CHEN bit in the DMA\_CHxCTL register is cleared.

#### 10.4.5. Switch-buffer mode

Similar to circular mode, switch-buffer mode is also implemented to handle continues peripheral requests. The SBMEN bit in the DMA\_CHxCTL register is used to enable/disable the switch-buffer mode. When the switch-buffer mode is enabled, the circular mode is automatically enabled immediately after the channel is enabled. Switch-buffer mode is only available when the transfer mode is peripheral-to-memory or memory-to-peripheral. When the transfer mode is memory-to-memory, the switch-buffer mode is automatically disabled immediately after the channel is enabled.

Switch-buffer mode is supported with two memory buffers and the base address of the two memory buffers are separately configured in the DMA\_CHxM0ADDR and DMA\_CHxM1ADDR register. In switch-buffer mode, the DMA memory pointer switches from the current memory buffer to another at the end of every DMA transfer. During the DMA transmission, the memory buffer not being processed by DMA can be accessed by other AHB masters. In switch-buffer mode, the base address of the memory buffer not accessed by DMA can be updated even if the channel is enabled.

The MBS bit in the DMA\_CHxCTL register is configured to select which memory buffer is accessed by DMA at the first DMA transfer before the channel is enabled. In switch-buffer mode, this bit switches automatically between '0' and '1' at the end of every DMA transfer, and can be used as a flag indicating the current memory buffer accessed by DMA during the transmission. The DMA operation of switch-buffer mode are shown in <u>Figure 10-7. DMA operation of switch-buffer mode</u>.

pop data

Memory 1



MBS = 0
Enable the channel

transfer mode : peripheral-to-memory

memory buffer 0
transfer:

Peripheral
push data
pop data

Memory 0

transfer finish
MBS = 0

MBS = 1

push data

Figure 10-7. DMA operation of switch-buffer mode

Peripheral

#### 10.4.6. Transfer flow controller

memory buffer 1

transfer:

The transfer flow controller controls the number of data items to be transferred. The TFCS bit in the DMA\_CHxCTL register determines which of DMA and peripheral is selected to control the transfer flow.

- DMA as transfer flow controller: The CNT bits in the DMA\_CHxCNT register determine the number of data items to be transferred. The CNT bits must be configured before the channel is enabled.
- Peripheral as transfer flow controller: The CNT bits configured in the DMA\_CHxCNT register before the channel is enabled have no meaning and these bits are force to '0xFFFF' immediately after the channel is enabled. The peripheral determines when to finish the DMA transfer by informing a last request signal to DMA.

**Note:** When the transfer mode is memory-to-memory, the transfer flow controller is fixed to be DMA whatever the TFCS bit is configured to.

## 10.4.7. Transfer operation

Three transfer modes are supported to implement the data transfer, including peripheral-to-memory, memory-to-peripheral and memory-to-memory. Memory and peripheral can be configured as source and destination relatively.

#### **Memory transfer**

- Peripheral-to-memory mode:
  - In single-data mode, when the FIFO is not empty, DMA initiates a single memory transfer and writes data into the corresponding memory address.
  - In multi-data mode, when the FIFO counter reaches the critical value, DMA starts single or burst memory transfers to entirely fetch the FIFO data and write to the memory.
- Memory-to-peripheral mode:



- In single-data mode, when the channel is enabled, DMA starts a single memory transfer and pushes the reading data into the FIFO immediately. During the transmission, the memory transfer is initiated only when the FIFO is empty.
- In multi-data mode, when the channel is enabled, DMA starts several single or burst transfers to fill up the FIFO whether the peripheral request is asserted or not. During the transmission, the memory transfer is initiated once when there is enough space for it in the FIFO.
- Memory-to-memory mode: Only the multi-data mode is supported. When the FIFO counter reaches the critical value, DMA starts single or burst memory transfers to entirely fetch the FIFO data and write to the memory.

### Peripheral transfer

- Peripheral-to-memory mode: When receiving a peripheral request and there is enough space in the FIFO for a peripheral transfer, DMA starts a peripheral transfer and pushes the reading data into the FIFO.
- Memory-to-peripheral mode: When receiving a peripheral request and there is enough data in the FIFO for a peripheral transfer, DMA starts a peripheral transfers to fetch the FIFO data and write to the peripheral.
- Memory-to-memory mode: Only the multi-data mode is supported. When the channel is enabled, DMA starts several peripheral transfers to fill up the FIFO. During the transmission, the peripheral transfer is initiated once when there is enough space for it in the FIFO.

#### 10.4.8. Transfer finish

The DMA transfer is finished automatically and the FTFIFx bit in the DMA\_INTF0 or DMA\_INTF1 register is set when one of the following situations occurs:

- Transfer completion.
- Software clear.
- Error detection.

#### **Transfer completion**

When enabled, the DMA begins to transfer data between peripheral and memory. After the pre-programmed number of data items has been transferred successfully, the DMA transfer is completed and the CHEN bit is automatically cleared in the DMA\_CHxCTL register.

- Peripheral-to-memory mode: If DMA is the transfer flow controller, when the CNT bits reach to zero and the contents of the FIFO have been entirely transferred into the memory, an end of transfer is generated. If peripheral is the transfer flow controller, the DMA transfer is completed when the last peripheral request has been responded and the contents of the FIFO have been entirely transferred into the memory.
- Memory-to-peripheral mode: If DMA is the transfer flow controller, when the CNT bits in the DMA\_CHxCNT register reach to zero, an end of transfer is achieved. If peripheral is



- the transfer flow controller, the DMA transfer is completed when the last peripheral request has been responded.
- Memory-to-memory: only DMA can be the transfer flow controller. When the CNT bits reach to zero and the contents of the FIFO have been entirely transferred into the memory, an end of transfer is generated.

#### Software clear

The DMA transfer can be stopped by clearing the CHEN bit in the DMA\_CHxCTL register by software. After the software cleared operation, the CHEN bit is still read as 1 to indicate that there are memory or peripheral transfers still active or the remaining data in the FIFO need to be transferred.

- Peripheral-to-memory: After the software cleared operation, the peripheral transfer is stopped when the current single or burst transfer is completed. To ensure that the data had been read from peripheral can be entirely transferred into the memory, the memory transfer continues to be active until the FIFO is empty. If the remaining byte number in the FIFO is not enough for a burst memory transfer, these data items are transferred in single transaction. If the remaining byte number is less than the memory transfer width, these data items are still written in memory transfer width with MSBs filled with zero. The software can read the CNT bits to calculate the number of valid data items in the memory. After the contents of the FIFO has been entirely transferred into the memory, the CHEN bit is cleared automatically by hardware and the FTFIFx bit in the DMA\_INTF0 or DMA\_INTF1 register is set.
- Memory-to-peripheral: After the software cleared operation, the DMA transfer is stopped when the current memory and peripheral transfer are completed. Then the CHEN bit is cleared and the FTFIFx bit is set.
- Memory-to-memory: The same as the peripheral-to-memory mode with the source memory transfer is implemented through the peripheral port.

#### **Error detection**

Three types error can disable the DMA transfer:

- FIFO error: When a wrong FIFO configuration is detected, the DMA channel is disabled immediately without starting any transfers. In this situation, the FTFIFx is not asserted. For more information about the FIFO error, refer to section *Error*.
- Bus error: When the memory or peripheral port attempts to access an address beyond the access scope, a bus error is detected and the DMA transfer is stopped immediately without setting the FTFIFx. If this error is aroused by the peripheral port, the CNT bits are still decreased by 1. For more information about the bus error, refer to section *Error*.
- Register access error: In switch-buffer mode, an access error is detected when a write command is active on the memory base address register which is being accessed by DMA. When this error occurs, the DMA operation is the same as it after the CHEN bit software cleared. For more information about the register access error, refer to section



Error.

## 10.4.9. Channel configuration

When starting a new DMA transfer, it is recommended to respect the following steps:

- 1. Read the CHEN bit and judge whether the channel is enabled or not. If the channel is enabled, clear the CHEN bit by software or wait the current DMA transfer finished. When the CHEN bit is read as '0', configuring and starting a new DMA transfer is allowed.
- 2. Clear the FTFIFx bit in the DMA\_INTF0 or DMA\_INTF1 register, or a new DMA transfer can not be re-enabled.
- 3. Configure the TM bits in the DMA\_CHxCTL register to set the transfer mode.
- 4. Configure the PERIEN bits in the DMA\_CHxCTL register to select the target peripheral. If the transfer mode is memory-to-memory, the PERIEN bits have no meaning and this step can be skipped.
- Configure the memory and peripheral burst types, the target memory buffer, switchbuffer mode, priority of the channel, memory and peripheral transfer width, memory and peripheral address generation algorithm, circular mode, the transfer flow controller in the DMA\_CHxCTL register.
- 6. Configure multi-data mode, and the FCCV bits to set the FIFO counter critical value if multi-data mode is enabled in the DMA\_CHxFCTL register.
- 7. Configure the enable bit for full transfer finish interrupt, half transfer finish interrupt, transfer access error interrupt, single-data mode exception interrupt in the DMA\_CHxCTL register and the enable bit for FIFO error and exception interrupt in the DMA\_CHxFCTL register.
- 8. Configure the DMA\_CHxPADDR register for setting the peripheral base address.
- 9. If the switch-buffer mode is enabled, configure the DMA\_CHxM0ADDR and DMA\_CHxM1ADDR register for setting the memory base address. If only one memory buffer is to be used, configure the DMA\_CHxM0ADDR or DMA\_CHxM1ADDR corresponding with the MBS bit in the DMA\_CHxCTL register.
- 10. Configure the DMA\_CHxCNT register to set the total transfer data number.
- 11. Configure the CHEN bit with '1' in the DMA\_CHxCTL register to enable the channel.

When restarting the suspended DMA transfer, it is recommended to respect the following steps:

- 1. Read the CHEN bit and ensure the DMA suspend operation has been completed. When the CHEN bit is read as '0', restarting the DMA transfer is allowed.
- 2. Clear the FTFIFx bit in the DMA\_INTF0 or DMA\_INTF1 register, or the DMA transfer can not be re-enabled.



- 3. Read the DMA\_CHxCNT register to obtain the number of the remaining data items and calculate the number of the data items had already been transferred.
- 4. Configure the DMA\_CHxPADDR register to update the peripheral address pointer.
- Configure the DMA\_CHxM0ADDR or the DMA\_CHxM1ADDR register to update the memory address pointer.
- 6. Configure the DMA\_CHxCNT with the number of the remaining data items.
- 7. Configure the CHEN bit with '1' in the DMA\_CHxCTL register to restart the channel.

## 10.5. Interrupts

Each DMA channel has a dedicated interrupt. There are five interrupt events connected to each interrupt, including full transfer finish interrupt, half transfer finish interrupt, transfer access error interrupt, single-data mode exception interrupt, and FIFO error and exception interrupt. A DMA channel interrupt may be produced when any interrupt event occurs on the channel.

Each interrupt event has a dedicated flag bit in the DMA\_INTF0 or DMA\_INTF1 register, a dedicated clear bit in the DMA\_INTC0 and DMA\_INTC1 register, and a dedicated enable bit in the DMA\_CHxCTL and CHxFCTL register, as described in the <a href="Table 10-6.DMA">Table 10-6.DMA</a> interrupt events.

Table 10-6. DMA interrupt events

	Flag bit	Enable bit	Clear bit	
Interrupt event	DMA_INTF0 or	DMA_CHxCTL or	DMA_INTC0 or	
	DMA_INTF1	DMA_CHxFCTL	DMA_INTC1	
Full transfer finish	FTFIF	FTFIE	FTFIFC	
Half transfer finish	HTFIF	HTFIE	HTFIFC	
Transfer access error	TAEIF	TAEIE	TAEIFC	
Single-data mode	SDEIF	SDEIE	SDEIFC	
exception	SDEIF			
FIFO error and	FEEIF	FEEIE	FEEIFC	
exception	FECIF			

These five events can be divided into three types:

- Flag: Full transfer finish flag and half transfer finish flag
- Exception: Single-data mode exception and FIFO exception
- Error: Transfer access error and FIFO error

When the exception events occur, the DMA transmission is not affected and continues transferring normally. When the error events are detected, the DMA transmission is stopped. These three types of event are described in detail in the following sections.



### 10.5.1. Flag

Two flag events are supported, including full transfer finish flag and half transfer finish flag.

The full transfer finish flag is asserted, when one of the following situations occurs:

- The CNT bits reach to zero when DMA is the transfer flow controller.
- When peripheral is the transfer flow controller, the last request is responded completely and the contents of the FIFO are entirely written into the memory in peripheral-to-memory mode.
- When the channel is disabled by software before the end of the transfer, the current memory and peripheral is completed and the contents of the FIFO are entirely written into the memory in peripheral-to-memory or memory-to-memory mode.
- When the channel is disabled because of register access error before the end of the transfer, the current memory and peripheral is completed and the contents of the FIFO are entirely written into the memory in peripheral-to-memory or memory-to-memory mode.

When the full transfer finish flag is asserted and the enabled bit for the full transfer finish interrupt is set, an interrupt is generated.

The half transfer finish flag is asserted, only when DMA is the transfer flow controller and half of the CNT bits are transferred. If peripheral is the transfer flow controller, DMA does not know when half of data items has been transferred and the half transfer finish flag will stay zero.

When the half transfer finish flag is asserted and the enabled bit for the half transfer finish interrupt is set, an interrupt is generated.

## 10.5.2. Exception

Two exception events are supported, including single-data mode exception and FIFO exception. These exceptions have no effect on the DMA transmission.

### Single-data mode exception

This exception can be detected only when the single-data mode is enabled and the transfer mode is peripheral-to-memory. When a peripheral request is valid and the FIFO is not empty, there are two or more data items stored in the FIFO after responding the peripheral request, which could be a problem for the subsequent processing of the data.

When the single-data mode exception is asserted and the enabled bit for the single-data mode exception interrupt is set, an interrupt is generated.

#### FIFO exception

When a FIFO underrun or a FIFO overrun condition occurs, the FIFO exception is asserted. This exception can be detected only when the transmission is between peripheral and



memory.

In peripheral-to-memory mode, when a peripheral request is valid and there is not enough space in the FIFO for the single or burst peripheral transfer, a FIFO overrun condition is detected. This peripheral request is not responded until the FIFO space is enough, and the accuracy of the data transmission will not be destroyed.

In memory-to-peripheral mode, when a peripheral request is valid and there is not enough data in the FIFO for the single or burst peripheral, a FIFO underrun condition is detected. This peripheral request is not responded until the data number in the FIFO is enough, and the accuracy of the data transmission will not be destroyed.

When the FIFO exception is asserted and the enabled bit for the FIFO error and exception interrupt is set, an interrupt is generated.

### 10.5.3. Error

FIFO error and transfer access error (including the register access error and bus error) can be detected during the DMA transmission, and the transmission can be stopped when one of the errors occurs.

#### FIFO error

For a good DMA operation, when the multi-data mode is enabled, the right and wrong configurations of the FIFO counter critical value corresponding with the memory transfer width and memory burst types are listed in <u>Table 10-5</u>. <u>FIFO counter critical value configuration</u> rules.

If a wrong configuration is detected after enable the channel, a FIFO error is generated and the channel is disabled immediately without starting any transfers.

When the FIFO error is asserted and the enabled bit for the FIFO error and exception interrupt is set, an interrupt is generated.

### Register access error

The register access error is detected only when the switch-buffer is enabled. If the software attempts to update a memory address register currently accessed by the DMA controller, a register access error is detected. For example, when the memory 0 buffer is the current source or destination, a write access on the DMA\_CHxM0ADDR register could produce a register access error. When a register access error occurs, the DMA transmission is stopped when the current memory and peripheral transfer are completed and the valid FIFO data are entirely drained into the memory if needed.


When the register access error is asserted and the enabled bit for the transfer access error and exception interrupt is set, an interrupt is generated.



#### **Bus error**

When the address accessed by the DMA controller is beyond the allowed area, a response error will be received and the channel is disabled immediately. The allowed and forbidden access region for DMA0 and DMA1 are shown in <a href="Figure 10-8">Figure 10-8</a>. System connection of DMA0 and DMA1 are shown in <a href="Figure 10-8">Figure 10-8</a>. System connection of DMA0 and DMA1 when the bus error is asserted and the enabled bit for the transfer access error and exception interrupt is set, an interrupt is generated.

Figure 10-8. System connection of DMA0 and DMA1





# 10.6. Register definition

DMA0 base address: 0x4002 6000

DMA1 base address: 0x4002 6400

## 10.6.1. Interrupt flag register 0 (DMA\_INTF0)

Address offset: 0x00 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

		27	26	25	24	23	22	21	20	19	18	17	16
Reserved		FTFIF3	HTFIF3	TAEIF3	SDEIF3	Reserved	FEEIF3	FTFIF2	HTFIF2	TAEIF2	SDEIF2	Reserved	FEEIF2
		r	r	r	r		r	r	r	r	r		r
15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		FTFIF1	HTFIF1	TAEIF1	SDEIF1	Reserved	FEEIF1	FTFIF0	HTFIF0	TAEIF0	SDEIF0	Reserved	FEEIF0

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27/21/11/5	FTFIFx	Full Transfer finish flag of channel x (x=03)
		Hardware set and software cleared by configuring DMA_INTC0 register.
		0: Transfer has not finished on channel x
		1: Transfer has finished on channel x
26/20/10/4	HTFIFx	Half transfer finish flag of channel x (x=03)
		Hardware set and software cleared by configuring DMA_INTC0 register.
		0: Half number of transfer has not finished on channel x
		1: Half number of transfer has finished on channel x
25/19/9/3	TAEIFx	Transfer access error flag of channel x (x=03)
		Hardware set and software cleared by configuring DMA_INTC0 register.
		0: Transfer access error has not occurred on channel x
		1: Transfer access error has occurred on channel x
24/18/8/2	SDEIFx	Single data mode exception of channel x (x=03)
		Hardware set and software cleared by configuring DMA_INTC0 register.
		0: Single data mode exception has not occurred on channel x
		1: Single data mode exception has occurred on channel x
23/17/7/1	Reserved	Must be kept at reset value.
22/16/6/0	FEEIFx	FIFO error and exception of channel x (x=03)
		Hardware set and software cleared by configuring DMA_INTC0 register.
		0: FIFO error or exception has not occurred on channel x



1: FIFO error or exception has occurred on channel x

# 10.6.2. Interrupt flag register 1 (DMA\_INTF1)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved		FTFIF7	HTFIF7	TAEIF7	SDEIF7	Reserved	FEEIF7	FTFIF6	HTFIF6	TAEIF6	SDEIF6	Reserved	FEEIF6
				r	r	r	r		r	r	r	r	r		r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	rved		FTFIF5	HTFIF5	TAEIF5	SDEIF5	Reserved	FEEIF5	FTFIF4	HTFIF4	TAEIF4	SDEIF4	Reserved	FEEIF4
		·					·		·	·	·	·	·		

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27/21/11/5	FTFIFx	Full Transfer finish flag of channel x (x=47)
		Hardware set and software cleared by configuring DMA_INTC1 register.
		0: Transfer has not finished on channel x
		1: Transfer has finished on channel x
26/20/10/4	HTFIFx	Half transfer finish flag of channel x (x=47)
		Hardware set and software cleared by configuring DMA_INTC1 register.
		0: Half number of transfer has not finished on channel x
		1: Half number of transfer has finished on channel x
25/19/9/3	TAEIFx	Transfer access error flag of channel x (x=47)
		Hardware set and software cleared by configuring DMA_INTC1 register.
		0: Transfer access error has not occurred on channel x
		1: Transfer access error has occurred on channel x
24/18/8/2	SDEIFx	Single data mode exception of channel x (x=47)
		Hardware set and software cleared by configuring DMA_INTC1 register.
		0: Single data mode exception has not occurred on channel x
		1: Single data mode exception has occurred on channel x
23/17/7/1	Reserved	Must be kept at reset value.
22/16/6/0	FEEIFx	FIFO error and exception of channel x (x=47)
		Hardware set and software cleared by configuring DMA_INTC1 register.
		0: FIFO error or exception has not occurred on channel x
		1: FIFO error or exception has occurred on channel x



## 10.6.3. Interrupt flag clear register 0 (DMA\_INTC0)

Address offset: 0x08 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved		FTFIFC3	HTFIFC3	TAEIFC3	SDEIFC3	Reserved	FEEIFC3	FTFIFC2	HTFIFC2	TAEIFC2	SDEIFC2	Reserved	FEEIFC2
				w	w	w	w		w	w	w	w	w		w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	rved		FTFIFC1	HTFIFC1	TAEIFC1	SDEIFC1	Reserved	FEEIFC1	FTFIFC0	HTFIFC0	TAEIFC0	SDEIFC0	Reserved	FEEIFC0
				***	***	141	***		141	***		***	***		144

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27/21/11/5	FTFIFCx	Clear bit for Full transfer finish flag of channel x (x=03)
		0: No effect
		1: Clear full transfer finish flag
26/20/10/4	HTFIFCx	Clear bit for half transfer finish flag of channel x (x=03)
		0: No effect
		1: Clear half transfer finish flag
25/19/9/3	TAEIFCx	Clear bit for ransfer access error flag of channel x (x=03)
		0: No effect
		1: Clear transfer access error flag
24/18/8/2	SDEIFCx	Clear bit for single data mode exception of channel x (x=03)
		0: No effect
		1: Clear single data mode exception flag
23/17/7/1	Reserved	Must be kept at reset value.
22/16/6/0	FEEIFCx	Clear bit for FIFO error and exception of channel x (x=03)
		0: No effect
		1: Clear FIFO error and exception flag

# 10.6.4. Interrupt flag clear register 1 (DMA\_INTC1)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	21	26	25	24	23	22	21	20	19	10	17	16
	Resei	rved		FTFIFC7	HTFIFC7	TAEIFC7	SDEIFC7	Reserved	FEEIFC7	FTFIFC6	HTFIFC6	TAEIFC6	SDEIFC6	Reserved	FEEIFC6
				<b>M</b>	14/	14/	14/		<b>M</b>	14/	w/	w	14/		W/



# GD32A490 User Manual

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		FTFIFC5	HTFIFC5	TAEIFC5	SDEIFC5	Reserved	FEEIFC5	FTFIFC4	HTFIFC4	TAEIFC4	SDEIFC4	Reserved	FEEIFC4

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27/21/11/5	FTFIFCx	Clear bit for full transfer finish flag of channel x (x=47)
		0: No effect
		1: Clear full transfer finish flag
26/20/10/4	HTFIFCx	Clear bit for half transfer finish flag of channel x (x=47)
		0: No effect
		1: Clear half transfer finish flag
25/19/9/3	TAEIFCx	Clear bit for transfer access error flag of channel x (x=47)
		0: No effect
		1: Clear transfer access error flag
24/18/8/2	SDEIFCx	Clear bit for single data mode exception of channel x (x=47)
		0: No effect
		1: Clear single data mode exception flag
23/17/7/1	Reserved	Must be kept at reset value.
22/16/6/0	FEEIFCx	Clear bit for FIFO error and exception of channel x (x=47)
		0: No effect
		1: Clear FIFO error and exception flag

# 10.6.5. Channel x control register (DMA\_CHxCTL)

x = 0...7, where x is a channel number

Address offset: 0x10 + 0x18 x x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved			PERIEN[2:0	]	MBUR	ST[1:0]	PBUR	ST[1:0]	Reserved	MBS	SBMEN	PRIC	D[1:0]
					rw		r	w	r	w		rw	rw	r	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAIF	MWID	ΓH[1:0]	PWID	TH[1:0]	MNAGA	PNAGA	CMEN	TM[	[1:0]	TFCS	FTFIE	HTFIE	TAEIE	SDEIE	CHEN
rw	r\	N	r	N	rw	rw	rw	n	w	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:25	PERIEN[2:0]	Peripheral enable



Software set and cleare. 000: Enable peripheral 0 001: Enable peripheral 1 010: Enable peripheral 2 011: Enable peripheral 3 100: Enable peripheral 4 101: Enable peripheral 5 110: Enable peripheral 6 111: Enable peripheral 7 These bits can NOT be written when CHEN is '1'. 24:23 MBURST[1:0] Transfer burst type of memory Software set and cleare. 00: single burst 01: INCR4 (4-beat incrementing burst) 10: INCR8 (8-beat incrementing burst) 11: INCR16 (16-beat incrementing burst) These bits can NOT be written when CHEN is '1'. These bits are automatically locked as '00' by hardware immdiately after enable CHEN if MDMEN in the DMA\_CHxFCTL register is configured to '0'. 22:21 PBURST[1:0] Transfer burst type of peripheral Software set and cleare. 00: single burst 01: INCR4 (4-beat incrementing burst) 10: INCR8 (8-beat incrementing burst) 11: INCR16 (16-beat incrementing burst) These bits can NOT be written when CHEN is '1'. These bits are automatically locked as '00' by hardware immediately after enable CHEN if MDMEN in the DMA\_CHxFCTL register is configured to '0'. 20 Reserved Must be kept at reset value. 19 MBS Memory buffer select Hardware and software set, Hardware and software clear. 0: Memory 0 is selected as memory transfer area 1: Memory 1 is selected as memory transfer area This bit can NOT be written when CHEN is '1'. During the transmission, this bit can be set and cleared by hardware at the end of transfer to indicate which memory buffer is being accessed by DMA. 18 **SBMEN** Switch-buffer mode enable Software set and clear. 0: Disable switch-buffer mode 1: Enable switch-buffer mode This bit can NOT be written when CHEN is '1'.



Giaal	Device

17:16	PRIO[1:0]	Priority level
		Software set and clear.
		00: Low
		01: Medium
		10: High
		11: Ultra high
		These bits can NOT be written when CHEN is '1'.
15	PAIF	Peripheral address increment fixed
		Software set and clear.
		0: The peripheral address increment is determined by PWIDTH
		1: The peripheral address increment is fixed to 4
		This bit can NOT be written when CHEN is '1'.
		During the transmission, when PNAGA is configured to '0', this bit has no effect.
		These bits are automatically locked as '0' by hardware immediately after enable
		CHEN if MDMEN in the DMA_CHxFCTL register is configured to '0' or PBURST
		are not equal to '00'.
14:13	MWIDTH[1:0]	Transfer width of memory
		Software set and clear.
		00: 8-bit
		01: 16-bit
		10: 32-bit
		11: Reserved
		These bits can NOT be written when CHEN is '1'.
		These bits are automatically locked as PWIDTH by hardware immediately after
		enable CHEN if MDMEN in the DMA_CHxFCTL register is configured to '0'.
12:11	PWIDTH[1:0]	Transfer width of peripheral
		Software set and clear.
		00: 8-bit
		01: 16-bit
		10: 32-bit
		11: Reserved
		These bits can NOT be written when CHEN is '1'.
10	MNAGA	Next address generation algorithm of memory
		Software set and clear
		0: Fixed address mode
		1: Increasing address mode
		This bit can NOT be written when CHEN is '1'.
9	PNAGA	Next address generation algorithm of peripheral
		Software set and clear
		0: Fixed address mode
		1: Increasing address mode



		This bit can NOT be written when CHEN is '1'.
		This bit can not be written when chen is 1.
8	CMEN	Circular mode enable
		Software set and clear.
		0: Disable circular mode.
		1: Enable circular mode
		This bit can NOT be written when CHEN is '1'.
		This bit is automatically locked as '0' by hardware immediately after enable CHEN
		if TFCS is configured to '1'.
		This bit is automatically locked as '1' by hardware immediately after enable CHEN
		if SBMEN is configured to '1'.
7:6	TM[1:0]	Transfer mode
		Software set and clear.
		00: Read from peripheral and write to memory
		01: Read from memory and write to peripheral
		10: Read from memory and write to memory
		11: Reserved
		These bits can NOT be written when CHEN is '1'.
5	TFCS	Transfer flow controller select
		Software set and clear.
		0: DMA is selected as the transfer flow controller
		1: Peripheral is selected as the transfer flow controller
		This bit can NOT be written when CHEN is '1'.
4	FTFIE	Enable bit for full transfer finish interrupt
		Software set and clear.
		0:Disable full transfer finish interrupt
		1:Enable full transfer finish interrupt
3	HTFIE	Enable bit for half transfer finish interrupt
		Software set and clear.
		0: Disable half transfer finish interrupt
		1: Enable half transfer finish interrupt
2	TAEIE	Enable bit for tranfer access error interrupt
		Software set and clear.
		0: Disable tranfer access error interrupt
		1: Enable tranfer access error interrupt
1	SDEIE	Enable bit for single data mode exception interrupt
		Software set and clear.
		0: Disable single data mode exception interrupt
		1: Enable single data mode exception interrupt
0	CHEN	Channel enable
U	CHEIN	Software set, hardware clear.
		Continuate Set, Haluwale Cleat.



0: Disable channel

1: Enable channel

When this bit is asserted, the DMA transfer is started. This bit is automaticly cleared when one of the following situations occurs:

When the transfer of channel is fully finished.

When a wrong FIFO configuration or a transfer access error is detected.

After a software clear operation, this bit is still read as 1 to indicate that there are memory or peripheral transfers still active until hardware has terminated all activity, at which point this bit is read as 0. Software can therefore poll this bit to determine when this channel is free for a new DMA transfer.

## 10.6.6. Channel x counter register (DMA\_CHxCNT)

x = 0...7, where x is a channel number

Address offset: 0x14 + 0x18 x x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CNT[15:0]	Transfer counter
		These bits can NOT be written when CHEN in the DMA_CHxCTL register is '1'.
		These bits are related to PWIDTH. During the transmission, These bits signify the
		number of remaining data to be transferred. After each DMA peripheral transfer,
		CNT is decreamented by 1. If CMEN or SBMEN in the DMA_CHxCTL register is
		configured to '1', CNT can be reloaded automatically to the original value at the
		end of transfer.

## 10.6.7. Channel x peripheral base address register (DMA\_CHxPADDR)

x = 0...7, where x is a channel number

Address offset:  $0x18 + 0x18 \times x$ Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	PADDR[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PADDR[15:0]														

rw

Bits	Fields	Descriptions
31:0	PADDR[31:0]	Peripheral base address
		These bits can NOT be written when CHEN in the DMA_CHxCTL register is '1'.
		When PWIDTH is 01 (16-bit), the LSB of these bits is ignored. Access is
		automatically aligned to a half word address.
		When PWIDTH is 10 (32-bit), the two LSBs of these bits are ignored. Access is
		automatically aligned to a word address.
		Note: If PAIF in the DMA_CHxCTL register is enable, these bits must be
		configured to 32-bit alignment.

# 10.6.8. Channel x memory 0 base address register (DMA\_CHxM0ADDR)

x = 0...7, where x is a channel number

Address offset: 0x1C + 0x18 x x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	M0ADDR[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	M0ADDR[15:0]														

rw

Bits	Fields	Descriptions
31:0	M0ADDR[31:0]	Memory 0 base address
		When MBS in the DMA_CHxCTL register is read as to '0', these bits specific the
		memory base address accessed by DMA during the transmission.
		These bits can NOT be written when CHEN in the DMA_CHxCTL register is '1'
		and MBS in the DMA_CHxCTL register is read as '0'.
		When memory 0 is selected as memory transfer area and MWIDTH in the
		DMA_CHxCTL register is 01 (16-bit), the LSB of these bits is ignored. Access is
		automatically aligned to a half word address.
		When memory 0 is selected as memory transfer area and MWIDTH in the
		DMA_CHxCTL register is 10 (32-bit), the two LSBs of these bits are ignored.
		Access is automatically aligned to a word address.



## 10.6.9. Channel x memory 1 base address register (DMA\_CHxM1ADDR)

x = 0...7, where x is a channel number

Address offset: 0x20 + 0x18 x x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	M1ADDR[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	M1ADDR[15:0]														

rw

Bits	Fields	Descriptions
31:0	M1ADDR[31:0]	Memory 1 base address
		When MBS in the DMA_CHxCTL register is read as to '1', these bits specific the
		memory base address accessed by DMA during the transmission.
		These bits can NOT be written when CHEN in the DMA_CHxCTL register is '1'
		and MBS in the DMA_CHxCTL register is read as '1'.
		When memorty 1 is selected as memory tranfer area and MWIDTH in the
		DMA_CHxCTL register is 01 (16-bit), the LSB of these bits is ignored. Access is
		automatically aligned to a half word address.
		When memorty 1 is selected as memory tranfer area and MWIDTH in the
		DMA_CHxCTL register is 10 (32-bit), the two LSBs of these bits are ignored.
		Access is automatically aligned to a word address.

## 10.6.10. Channel x FIFO control register (DMA\_CHxFCTL)

x = 0...7, where x is a channel number

Address offset: 0x24 + 0x18 × x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									Reserved		FCNT[2:0]		MDMEN	FCC	/[1:0]
								n.,					nu.		.,

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	FEEIE	Enable bit for FIFO error and exception interrupt



Software set and clear.

0: Disable FIFO error and exception interrupt

1: Enable FIFO error and exception interrupt

6 Reserved Must be kept at reset value.

5:3 FCNT[2:0] FIFO counter

Hardware set and clear.

000: No data 001: One word 010: Two words 011: Three words

100: Empty 101: Full

110~111: Reserved

These bits specific the number of data stored in FIFO during the transmission.

When MDMEN is configured to '0', these bits has no meaning.

2 MDMEN Multi-data mode enable

Software set and clear.

0: Disable Multi-data mode

1: Enable Multi-data mode

These bits can NOT be written when CHEN in the DMA\_CHxCTL register is '1'. These bits are automatically locked as '1' by hardware immediately after enable CHEN in the DMA\_CHxCTL register if TM in the DMA\_CHxCTL register is

configured to '10'.

1:0 FCCV[1:0] FIFO counter critical value

Software set and clear

00: One word01: Two Words10: Three Words11: Four Words

These bits can NOT be written when CHEN in the DMA\_CHxCTL register is '1'.

When MDMEN is configured to '0', these bits has no meaning.



# 11. Image processing accelerator (IPA)

## 11.1. Overview

The IPA provides a configurable and flexible image format conversion from one or two source image to the destination image, with the following four conversion modes:

- Copy one source image to the destination image
- Convert one source image to the destination image with specific pixel format
- Convert and blend two source images to the destination image with specific pixel format
- Fill up the destination image with a specific color

Eleven pixel formats from 4-bit up to 32-bit per pixel independently for the two source images and five pixel formats from 16-bit up to 32-bit per pixel for the destination image are supported. Two 256\*32 bits LUTs (Look-Up Table) separately for the two source images are implemented for the indirect pixel formats.

## 11.2. Characteristics


- One AHB master interface for memory access and one AHB slave interface for IPA configuration with 8-bit, 16-bit and 32-bit
- Three four-word depth 32-bit FIFOs independently for the source and destination images
- Support four pixel-format-convert modes
  - Copy one source image to the destination image
  - Convert one source image to the destination image with specific pixel format
  - Convert and blend two source images to the destination image with specific pixel format
  - Fill up the destination image with a specific color
- Support configurable LUT size independently for two source images
- Support two LUT pixel formats separately for two source images
- Support LUT automatically loading for two source images
- Support transfer hang up and stop
- Support pixel offset per line independently for the source and destination images
- Support pre-defined pixel channel value independently for the source and destination images
- Support three alpha channel value calculation algorithms separately for two source images
- Support eleven pixel formats independently for two source images
- Support five pixel formats for the destination image
- Support configurable image size
- Support automatically AHB bandwidth adjustment with an internal timer
- Support one interrupt with six types of event flags



Support interrupt enable and clear

## 11.3. Block diagram

Figure 11-1. IPA block diagram



As showed in <u>Figure 11-1. IPA block diagram</u>, the IPA consists of six main parts:

- IPA configuration through AHB slave interface
- Image data access through AHB master interface
- Foreground and background LUT
- Foreground and background pixel channel extension (PCE)
- Foreground and background pixel blending
- Destination pixel channel compression (PCC)

## 11.4. Function overview

The IPA is a pixel format converter, supporting multiple conversion modes, foreground pixel formats and line offset, background pixel formats and line offset, destination pixel formats and line offset to allow for flexible application by configuring the corresponding bits in the IPA registers. All the IPA registers (expect for LUT accesses only 32-bit supported) can be 8-bit, 16-bit and 32-bit configured through AHB slave interface.

Four conversion modes are supported, which is determined by the PFCM bits in the IPA\_CTL



register, as listed in the Table 11-1. IPA conversion mode.

Copy foreground image to the destination image

In this mode, the pixel data in the foreground memory are copied to the destination memory without pixel conversion. So the configured pixel format of the foreground and destination images have no specific meaning. The foreground pixel format only defines the bit number per pixel.

Convert foreground image to the destination image

In this mode, the pixel data in the foreground memory are converted from the foreground pixel format to the destination pixel format, and then written into the destination memory. If the foreground pixel format is indirect (L8, AL44, AL88, L4), the data read from the foreground memory is used as an index to retrieve the pixel data from the foreground LUT.

Convert and blend the foreground and background images to the destination image

In this mode, the pixel data in the foreground and background memory are firstly converted from the foreground and background pixel format to 'ARGB8888'. Pairs of foreground and background pixel value are blended and converted from 'ARGB8888' to the destination pixel format, and then written into the destination memory.

If the foreground pixel format is indirect, the data read from the foreground memory is used as an index to retrieve the pixel data from the foreground LUT.

If the background pixel format is indirect, the data read from the background memory is used as an index to retrieve the pixel data from the background LUT.

Fill up the destination image with a specific color

In this mode, the destination image is filled up with the pre-defined pixel channel value, corresponding with the destination pixel format.

Table 11-1. IPA conversion mode

PFCM[1:0]	Conversion mod	Pixel conversion	Planding		
PPCIVI[1.0]	Source Destination		Pixel Collversion	Blending	
00	Foreground image	Destination image	No	No	
01	Foreground image	Destination image	Yes	No	
10	Foreground and background image	Destination image	Yes	Yes	
11	Pixel value pre-defined in the register	Destination image	No	No	

## 11.4.1. Conversion operation

An IPA transaction consists of seven operations:

Read pixel data from the foreground memory addressed through the IPA\_FMADDR.
 Retrieve the pixel data from the foreground LUT if the foreground pixel format is indirect.



- 2) Extend the foreground pixel value to a 32-bit value, and calculate the alpha channel value according to the FAVCA bits in the IPA FPCTL register
- Read pixel data from the background memory addressed through the IPA\_BMADDR.
   Retrieve the pixel data from the background LUT if the background pixel format is indirect.
- 4) Extend the background pixel value to a 32-bit value, and calculate the alpha channel value according to the BAVCA bits in the IPA\_BPCTL register
- 5) Blend the processed foreground and background pixel data.
- 6) Compress the pixel data into the value with the destination pixel format determined by the DPF bits in the IPA DPCTL register
- 7) Write the converted pixel data into the destination memory addressed through the IPA\_DMADDR.

Three four-word depth 32-bit FIFOs are implemented for the foreground, background and destination pixel data processing. The foreground and background FIFO are buffers to store the data reading from the corresponding source memory and the destination FIFO is pushed with the processed pixel data which is ready to write into the destination memory when the AHB bus is idle.

If the PFCM bits in the IPA\_CTL register is configured to '00' or '01' to copy or convert foreground image to the destination image, only the foreground FIFO and destination FIFO are activated. If the IPA operates to fill up the destination image with the specific color, none of these three FIFOs is activated.

## 11.4.2. Foreground and background LUT

Two LUTs are implemented in the IPA to store the pixel value for the usage of the indirect pixel format. The pixel value must be written into the LUT before the IPA transfer is enabled when the pixel format is indirect. The pixel value in the LUT can be updated in two ways:

#### Automatically loading:

Enable the FLLEN/BLLEN bit in the IPA\_FPCTL/IPA\_BPCTL register. The FCNP or BCNP bits in the IPA\_FPCTL or IPA\_BPCTL register define the number of pixels to be loaded, which is equal to FCNP+ 1 or BCNP + 1.

#### Software program:

The pixel data is written into the corresponding memory address through the IPA AHB slave interface. The base address offset of foreground LUT is 0x0400, and the base address offset of background LUT is 0x0800.

Two pixel formats are supported for the LUTs, including 'ARGB8888' and 'RGB888', which is determined by the FLPF or BLPF bit in the IPA\_FPCTL or IPA\_BPCTL register, as listed in the *Table 11-2. Foreground and background CLUT pixel format*.

Table 11-2. Foreground and background CLUT pixel format

BLPF/FLPF	LUT pixel format	Memory address					
DLPF/FLPF	Lot pixel format	base + 0x3	base + 0x2	base + 0x1	base + 0x0		



0	ARGB8888	A <sub>0</sub> [7:0]	R <sub>0</sub> [7:0]	G <sub>0</sub> [7:0]	B <sub>0</sub> [7:0]
		R <sub>3</sub> [7:0]	G <sub>3</sub> [7:0]	B <sub>3</sub> [7:0]	R <sub>2</sub> [7:0]
1	RGB888	G <sub>2</sub> [7:0]	B <sub>2</sub> [7:0]	R <sub>1</sub> [7:0]	G <sub>1</sub> [7:0]
		B <sub>1</sub> [7:0]	R <sub>0</sub> [7:0]	G <sub>0</sub> [7:0]	B <sub>0</sub> [7:0]

**Note:** If the pixel format is 'RGB888', the alpha value is fixed to 0xFF when updating the pixel data in the LUT.

## 11.4.3. Foreground and background pixel channel extension (PCE)

In the IPA pixel-format-convert mode with pixel conversion, the foreground (and background) pixel values are extended from the foreground or background pixel format to the 'ARGB8888' format.

The FPF and BPF bits in the IPA\_FPCTL and IPA\_BPCTL register determine the pixel format of the foreground and background image, as listed in the <u>Table 11-3. Foreground and background pixel format</u>.

A pixel consists of five channels:

- Alpha channel: opacity, 0x00: transparent; 0xFF: opaque.
- Red channel: redness, 0x00 No red, 0xFF: fully red.
- Green channel: greenness, 0x00 No green, 0xFF: fully green.
- Blue channel: blueness, 0x00 No blue, 0xFF: fully blue.
- Luminance channel: In the IPA, the value of the luminance channel is used as an index to retrieve the pixel data from the foreground or background LUT.

Table 11-3. Foreground and background pixel format

DDE(2.01/EDE(2.01	Dival farmet	Memory address						
BPF[3:0]/FPF[3:0]	Pixel format	base + 0x3	base + 0x2	base + 0x1	base + 0x0			
0000	ARGB8888	A <sub>0</sub> [7:0]	R <sub>0</sub> [7:0]	G <sub>0</sub> [7:0]	B <sub>0</sub> [7:0]			
		R <sub>3</sub> [7:0]	G <sub>3</sub> [7:0]	B <sub>3</sub> [7:0]	R <sub>2</sub> [7:0]			
0001	RGB888	G <sub>2</sub> [7:0]	B <sub>2</sub> [7:0]	R <sub>1</sub> [7:0]	G <sub>1</sub> [7:0]			
		B <sub>1</sub> [7:0]	R <sub>0</sub> [7:0]	G₀[7:0]	B <sub>0</sub> [7:0]			
0010	RGB565	R <sub>1</sub> [4:0]G <sub>1</sub> [5:3]	G <sub>1</sub> [2:0]B <sub>1</sub> [4:0	R <sub>0</sub> [4:0]G <sub>0</sub> [5:3]	G <sub>0</sub> [2:0]B <sub>0</sub> [4:0			
0011	ARGB1555	A <sub>1</sub> [0]R <sub>1</sub> [4:0]G <sub>1</sub> [4:3	G <sub>1</sub> [2:0]B <sub>1</sub> [4:0	A <sub>0</sub> [0]R <sub>0</sub> [4:0]G <sub>0</sub> [4:3	G <sub>0</sub> [2:0]B <sub>0</sub> [4:0			
0011	ARGB1000	1	]	]	]			
0100	ARGB4444	A <sub>1</sub> [3:0]R <sub>1</sub> [3:0]	G <sub>1</sub> [3:0]B <sub>1</sub> [3:0	A <sub>0</sub> [3:0]R <sub>0</sub> [3:0]	G <sub>0</sub> [3:0]B <sub>0</sub> [3:0			
0101	L8	L <sub>3</sub> [7:0]	L <sub>2</sub> [7:0]	L <sub>1</sub> [7:0]	L <sub>0</sub> [7:0]			
0110	AL44	A <sub>3</sub> [3:0]L <sub>3</sub> [3:0]	A <sub>2</sub> [3:0]L <sub>2</sub> [3:0]	A <sub>1</sub> [3:0]L <sub>1</sub> [3:0]	A <sub>0</sub> [3:0]L <sub>0</sub> [3:0]			
0111	AL88	A <sub>1</sub> [7:0]	L <sub>1</sub> [7:0]	A <sub>0</sub> [7:0]	L <sub>0</sub> [7:0]			
1000	L4	L <sub>7</sub> [3:0]L <sub>6</sub> [3:0]	L <sub>5</sub> [3:0]L <sub>4</sub> [3:0]	L <sub>3</sub> [3:0]L <sub>2</sub> [3:0]	L <sub>1</sub> [3:0]L <sub>0</sub> [3:0]			
1001	A8	A <sub>3</sub> [7:0]	A <sub>2</sub> [7:0]	A <sub>1</sub> [7:0]	A <sub>0</sub> [7:0]			




BBE(2.01/EBE(2.01	Dival farmet		Memory	address	
BPF[3:0]/FPF[3:0]	Pixei format	base + 0x3	base + 0x2	base + 0x1	base + 0x0
1010	A4	A <sub>7</sub> [3:0]A <sub>6</sub> [3:0]	A <sub>5</sub> [3:0]A <sub>4</sub> [3:0]	A <sub>3</sub> [3:0]A <sub>2</sub> [3:0]	A <sub>1</sub> [3:0]A <sub>0</sub> [3:0]

If the pixel format is 'RGB888', the alpha channel value is equal to 0xFF when extending the pixel data, as shown in Figure 11-2. Pixel extension from 'RGB888' to 'ARGB8888'.

Figure 11-2. Pixel extension from 'RGB888' to 'ARGB8888'


RGB888 → ARGB8888



If the pixel format is 'RGB565', the alpha channel value is equal to 0xFF when extending the pixel data. The red, green and blue channel value is extended to 8-bit by setting the MSBs to the original bits and copying the MSBs to the LSBs, as shown in Figure 11-3. Pixel extension from 'RGB565' to 'ARGB8888'.

Figure 11-3. Pixel extension from 'RGB565' to 'ARGB8888'


RGB565 → ARGB8888



If the pixel format is 'ARGB1555' or 'ARGB4444', The value of every channel is extended to 8-bit by setting the MSBs to the original bits and copying the MSBs to the LSBs, as shown in the Figure 11-4. Pixel extension from 'ARGB1555' or 'ARGB4444' to 'ARGB8888'.

Figure 11-4. Pixel extension from 'ARGB1555' or 'ARGB4444' to 'ARGB8888'

ARGB1555 → ARGB8888



ARGB4444 → ARGB8888

Α	A[3]	A[2]	A[1]	A[0]		Α	A[3]	A[2]	A[1]	A[0]	A[3]	A[2]	A[1]	A[0]
R	R[3]	R[2]	R[1]	R[0]		R	R[3]	R[2]	R[1]	R[0]	R[3]	R[2]	R[1]	R[0]
G	G[3]	G[2]	G[1]	G[0]		G	G[3]	G[2]	G[1]	G[0]	G[3]	G[2]	G[1]	G[0]
В	B[3]	B[2]	B[1]	B[0]	,	В	B[3]	B[2]	B[1]	B[0]	B[3]	B[2]	B[1]	B[0]

If the pixel format is 'L8' or 'L4', the pixel data is retrieved from the LUT with the 8-bit luminance



channel value (MSBs filled with '0' when 'L4').

If the pixel format is 'AL44', only the red, green and blue channel values are retrieved from the LUT with the 8-bit luminance channel value (MSBs filled with '0'). And the alpha channel value is extended to 8-bit by setting the MSBs to the original bits and copying the MSBs to the LSBs.

If the pixel format is 'AL88', only the red, green and blue channel values are retrieved from the LUT with the 8-bit luminance channel value.

If the pixel format is 'A8', the red, green and blue channel values are separately equal to the FPDRV or BPDRV bits, FPDGV or BPDGV bits and FPDBV or BPDBV bits in the IPA\_FPV or IPA\_BPV register.

If the pixel format is 'A4', the alpha channel value is extended to 8-bit by setting the MSBs to the original bits and copying the MSBs to the LSBs. The red, green and blue channel values are separately equal to the FPDRV or BPDRV bits, FPDGV or BPDGV bits and FPDBV or BPDBV bits in the IPA\_FPV or IPA\_BPV register.

Three algorithms are supported to modulate the alpha channel value, which is determined by the FAVCA or BAVCA bits in the IPA\_FPCTL or IPA\_BPCTL register, as described in <u>Table</u> <u>11-4. Alpha channel value modulation</u>.

Table 11-4. Alpha channel value modulation

FAVCA[1:0]/BAVCA[1:0]	Alpha calculation algorithm
00/11	No effect, equal to the original value
01	Equal to the FPDAV or BPDAV bits in the IPA_FPCTL or IPA_BPCTL
01	register
40	Equal to the FPDAV or BPDAV bits multiplied by the original alpha value
10	and divided by 255

## 11.4.4. Blending

When the IPA operates to convert and blend the foreground and background images to the destination image, the foreground and background pixel data after extending are blended by pair to get a 32-bit pixel value.

The alpha channel value is blended on the base of the following equations ( $A_F$  is the foreground alpha value,  $A_B$  is the background alpha value):

$$A_{mix} = \frac{A_F \times A_B}{255}$$
$$A_{blend} = A_F + A_B - A_{mix}$$

The red, green and blue channel value are blended on the base of the following equations ( $R_F$ ,  $G_F$ ,  $B_F$  is the foreground red, green and blue value;  $R_B$ ,  $G_B$ ,  $B_B$  is the background red, green and blue value):

$$R_{blend} = \frac{R_F \times A_F + R_B \times A_B - R_B \times A_{mix}}{A_{blend}}$$



$$G_{blend} = \frac{G_F \times A_F + G_B \times A_B - G_B \times A_{mix}}{A_{blend}}$$

$$B_{blend} = \frac{B_F \times A_F + B_B \times A_B - B_B \times A_{mix}}{A_{blend}}$$

**Note:** 1) The quotient of the division is rounded down to the nearest integer. 2) If the  $A_{blend}$  is equal to zero, the  $R_{blend}$ ,  $G_{blend}$  and  $B_{blend}$  is equal to '0xFF'.

## 11.4.5. Destination pixel channel compression (PCC)

In the IPA pixel-format-convert mode with pixel conversion, the pixel data need to be compressed from the 'ARGB8888' format into the destination pixel format before they are written into the destination memory.

The DPF bits in the IPA\_DPCTL register determine the pixel format of the destination image, as listed in *Table 11-5. Destination pixel format*.

Table 11-5. Destination pixel format

DPF[2:0] Pixel format		Memory address							
DPF[2:0]	Pixel format	base + 0x3	base + 0x2	base + 0x1	base + 0x0				
000	ARGB8888	A <sub>0</sub> [7:0]	R <sub>0</sub> [7:0]	G <sub>0</sub> [7:0]	B <sub>0</sub> [7:0]				
		R <sub>3</sub> [7:0]	G <sub>3</sub> [7:0]	B <sub>3</sub> [7:0]	R <sub>2</sub> [7:0]				
001	RGB888	G <sub>2</sub> [7:0]	B <sub>2</sub> [7:0]	R <sub>1</sub> [7:0]	G₁[7:0]				
		B <sub>1</sub> [7:0]	R <sub>0</sub> [7:0]	G <sub>0</sub> [7:0]	B <sub>0</sub> [7:0]				
010	RGB565	R <sub>1</sub> [4:0]G <sub>1</sub> [5:3]	G <sub>1</sub> [2:0]B <sub>1</sub> [4:0]	R <sub>0</sub> [4:0]G <sub>0</sub> [5:3]	G <sub>0</sub> [2:0]B <sub>0</sub> [4:0]				
011	ARGB1555	A <sub>1</sub> [0]R <sub>1</sub> [4:0]G <sub>1</sub> [4:3]	G <sub>1</sub> [2:0]B <sub>1</sub> [4:0]	A <sub>0</sub> [0]R <sub>0</sub> [4:0]G <sub>0</sub> [4:3]	G <sub>0</sub> [2:0]B <sub>0</sub> [4:0]				
100	ARGB4444	A <sub>1</sub> [3:0]R <sub>1</sub> [3:0]	G <sub>1</sub> [3:0]B <sub>1</sub> [3:0]	A <sub>0</sub> [3:0]R <sub>0</sub> [3:0]	G <sub>0</sub> [3:0]B <sub>0</sub> [3:0]				


**Note:** If the PFCM bits in the IPA\_CTL register are equal to '00' (copy the foreground image to the destination image), the DPF bits have no meaning, and the FPF bits in the IPA\_FPCTL register determine the bit number per pixel for both the source and destination.

As shown in <u>Figure 11-5. Pixel compression</u>, the destination compression is performed by discarding the LSBs.



## Figure 11-5. Pixel compression

■ ARGB8888 → RGB888



#### 11.4.6. Inter-timer


To reduce the AHB bandwidth usage of IPA AHB master interface, a timer is implemented to insert a number of clocks between two consecutive AHB commands during IPA transmission and LUT automatic loading.

The internal timer is enabled by setting the ITEN bit in the IPA\_ITCTL register. The NCCI bits in the IPA\_ITCTL register define the minimum number of clock inserted between two consecutive AHB commands, and these bits have no meaning when the timer is disabled.

Updating the NCCI bits when the ITEN bit is enabled have no effect until the current counting is completed, as shown in *Figure 11-6. Inter timer operation*.



Figure 11-6. Inter timer operation



#### 11.4.7. Line mark

The marked line number can be set by configuring the LM bits in the IPA\_LM register. As soon as the last pixel data of the line mark has been written into the destination memory, the TLMIF bit in the IPA\_INTF register is asserted to detailing the progression of the IPA transfer.

Note: If the LM bits are equal to zero, no line mark flag is asserted during the transmission.

#### 11.4.8. Transfer flow

The foreground/background LUT automatically loading is enabled by setting the FLLEN/BLLEN bit in the IPA\_FPCTL/IPA\_BPCTL register. Once the loading transfer is launched, the FLLEN/BLLEN bit is used as a transmission flag and writing '0' to the FLLEN/BLLEN bit has no meaning. The FLLEN/BLLEN can be automatically cleared when the loading is finished.

The IPA transfer is enabled by setting the TEN bit in the IPA\_CTL register. Once the IPA transfer is launched, the TEN bit is used as a transmission flag and writing '0' to it has no meaning. The TEN bit can be automatically cleared when the IPA transfer is finished.

At any time, the foreground/background LUT automatic loading and IPA transfer can be hanged up by setting the THU bit in the IPA\_CTL register. The LUT loading and IPA transfer is paused until the THU bit is cleared by software. When none of the foreground/background LUT automatically loading and IPA transfer is enabled, setting the THU bit has no effect and the THU bit is read as 0.

The foreground/background LUT automatic loading and IPA transfer can be stopped by setting the TST bit in the IPA\_CTL register. The LUT loading or IPA transfer is stopped immediately by resetting the FLLEN/BLLEN bit in the IPA\_FPCTL/IPA\_BPCTL register or the TEN bit in the IPA\_CTL register even though the LUT loading or IPA transfer is being hanged up. The TST bit is automatically reset when the current transfer is disabled. When none of the foreground/background LUT automatic loading and IPA transfer is enabled, setting the TST bit has no effect and the TST bit is read as 0.

Only one of the foreground LUT loading, background LUT loading and IPA transfer can be working at a time. For example, when the IPA transfer is ongoing, setting the FLLEN or BLLEN



bit has no effect and the FLLEN and BLLEN bit is automatically reset.

## 11.4.9. Configuration

Before launching any transfers, it is necessary to read the TEN, FLLEN and BLLEN bit to check whether the IPA transfer or the LUT loading is active. If one of them is ongoing, set the TST bit to stop it or wait it finished. When all of the TEN, FLLEN and BLLEN bit are read as 0, starting a new transfer is allowed.

## Foreground LUT loading

When starting a new foreground LUT loading, it is recommended to respect the following steps:

- 1. Configure the IPA\_FLMADDR register to set the foreground LUT memory base address.
- Configure the FLPF bit in the IPA\_FPCTL register to set the foreground LUT pixel format.
- Configure the FCNP bits in the IPA\_FPCTL register to set the number of pixel in the foreground LUT to be loaded.
- Configure the needed enable bit for wrong configuration interrupt, LUT loading finish interrupt, LUT access conflict interrupt and transfer access error interrupt in the IPA\_CTL register.
- 5. Configure the FLLEN bit with '1' in the IPA\_FPCTL register to enable the foreground LUT automatically loading.

#### **Background LUT loading**

When starting a new background LUT loading, it is recommended to respect the following steps:

- Configure the IPA BLMADDR register to set the background LUT memory base address.
- 2. Configure the BLPF bit in the IPA\_BPCTL register to set the background LUT pixel format.
- Configure the BCNP bits in the IPA\_BPCTL register to set the number of pixel in the background LUT to be loaded.
- Configure the needed enable bit for wrong configuration interrupt, LUT loading finish interrupt, LUT access conflict interrupt and transfer access error interrupt in the IPA\_CTL register.
- 5. Configure the BLLEN bit with '1' in the IPA\_BPCTL register to enable the background LUT automatically loading.

#### **IPA** transfer

When starting a new IPA transfer, the configuration steps corresponding with the pixel format convert mode are as follows:

#### Copy the foreground image to the destination image

1. Configure the IPA\_FMADDR and IPA\_DMADDR register to set the foreground and



destination memory base address.

- 2. Configure the FPF bits in the IPA FPCTL register to set the foreground pixel format.
- 3. Configure the FLOFF and DLOFF bits in the IPA\_FLOFF and IPA\_DLOFF register to set the foreground and destination line offset.
- 4. Configure the LM bits in the IPA LM register to set the line mark if needed.
- 5. Configure the WIDTH and HEIGHT bits in the IPA\_IMS register to set the image size.
- Configure the needed enable bit for wrong configuration interrupt, LUT access conflict interrupt, transfer line mark interrupt, full transfer finish interrupt and transfer access error interrupt in the IPA\_CTL register.
- 7. Configure the TEN bit with '1' in the IPA\_CTL register to enable the IPA transfer.

### Convert foreground image to the destination image

If the foreground pixel format is indirect, the pixel data must be loaded into the foreground LUT before starting the IPA transfer. The LUT automatic loading procedure is described in the *Foreground LUT loading*.

- Configure the IPA\_FMADDR and IPA\_DMADDR register to set the foreground and destination memory base address.
- 2. Configure the FAVCA and FPF bits in the IPA\_FPCTL register to set the foreground alpha value calculation algorithm and the foreground pixel format.
- 3. Configure the pre-defined pixel value, including alpha, red, green and blue value in the IPA\_FPCTL and IPA\_FPV register if the foreground format is not ARGBxxxx type.
- 4. Configure the DPF bits in the IPA\_DPCTL register to set the destination pixel format.
- 5. Configure the FLOFF and DLOFF bits in the IPA\_FLOFF and IPA\_DLOFF register to set the foreground and destination line offset.
- 6. Configure the LM bits in the IPA LM register to set the line mark if needed.
- 7. Configure the WIDTH and HEIGHT bits in the IPA\_IMS register to set the image size.
- 8. Configure the needed enable bit for wrong configuration interrupt, LUT access conflict interrupt, transfer line mark interrupt, full transfer finish interrupt and transfer access error interrupt in the IPA CTL register.
- 9. Configure the TEN bit with '1' in the IPA\_CTL register to enable the IPA transfer.

# Convert and blend the foreground and background images to the destination image

If the foreground or background pixel format is indirect, the pixel data must be loaded into the corresponding LUT before starting the IPA transfer. The foreground and background LUT automatically loading procedure is described in the <u>Foreground LUT loading</u> and <u>Background LUT loading</u>.

- Configure the IPA\_FMADDR, IPA\_BMADDR and IPA\_DMADDR register to set the foreground, background and destination memory base address.
- 2. Configure the FAVCA and FPF bits in the IPA\_FPCTL register to set the foreground alpha value calculation algorithm and the foreground pixel format.
- Configure the foreground pre-defined pixel value, including alpha, red, green and blue value in the IPA\_FPCTL and IPA\_FPV register if the foreground format is not ARGBxxxx



type.

- 4. Configure the BAVCA and BPF bits in the IPA\_BPCTL register to set the background alpha value calculation algorithm and the background pixel format.
- 5. Configure the background pre-defined pixel value, including alpha, red, green and blue value in the IPA\_BPCTL and IPA\_BPV register if the background format is not ARGBxxxx type.
- 6. Configure the DPF bits in the IPA\_DPCTL register to set the destination pixel format.
- 7. Configure the FLOFF, BLOFF and DLOFF bits in the IPA\_FLOFF, IPA\_BLOFF and IPA\_DLOFF register to set the foreground, background and destination line offset.
- 8. Configure the LM bits in the IPA\_LM register to set the line mark if needed.
- 9. Configure the WIDTH and HEIGHT bits in the IPA\_IMS register to set the image size.
- 10. Configure the needed enable bit for wrong configuration interrupt, LUT access conflict interrupt, transfer line mark interrupt, full transfer finish interrupt and transfer access error interrupt in the IPA\_CTL register.
- 11. Configure the TEN bit with '1' in the IPA\_CTL register to enable the IPA transfer.

#### Fill up the destination image with a specific color

- 1. Configure the IPA\_DMADDR register to set the destination memory base address.
- 2. Configure the DPF bits in the IPA\_DPCTL register to set the destination pixel format.
- 3. Configure the destination pre-defined pixel value, including alpha, red, green and blue value in the IPA\_DPV register.
- 4. Configure the DLOFF bits in the IPA\_DLOFF register to set the destination line offset.
- 5. Configure the LM bits in the IPA\_LM register to set the line mark if needed.
- 6. Configure the WIDTH and HEIGHT bits in the IPA IMS register to set the image size.
- 7. Configure the needed enable bit for wrong configuration interrupt, LUT access conflict interrupt, transfer line mark interrupt, full transfer finish interrupt and transfer access error interrupt in the IPA\_CTL register.
- 8. Configure the TEN bit with '1' in the IPA CTL register to enable the IPA transfer.

## **Configuration rules**

The IPA configuration must respect a number of rules, otherwise the transfer or loading is automatically reset and the WCFIF bit in the IPA\_INTF register is asserted immediately after it is enabled. The rules are described as follows:

When the foreground LUT automatically loading is enabled:

The FLMADDR bits in the IPA\_FLMADDR register must be 32-bit alignment when the FLPF bit in the IPA\_FPCTL register is equal to '0'.

When the background LUT automatically loading is enabled:

The BLMADDR bits in the IPA\_BLMADDR register must be 32-bit alignment when the BLPF bit in the IPA\_BPCTL register is equal to '0'.

When the IPA transfer is enabled:

1) The FMADDR bits in the IPA FMADDR register must be 32-bit alignment when the FPF



bits in the IPA\_FPCTL register are 'ARGB8888' and be 16-bit alignment when the FPF bits are 'RGB565', 'ARGB1555', 'ARGB4444' or 'AL88'.

- 2) The FLOFF bits in the IPA\_FLOFF register must be even when the FPF bits in the IPA FPCTL register are 'A4' or 'L4'.
- 3) The BMADDR bits in the IPA\_BMADDR register must be 32-bit alignment when the BPF bits in the IPA\_BPCTL register are 'ARGB8888' and be 16-bit alignment when the BPF bits are 'RGB565', 'ARGB1555', 'ARGB4444' or 'AL88'.
- 4) The BLOFF bits in the IPA\_BLOFF register must be even when the BPF bits in the IPA BPCTL register are 'A4' or 'L4'.
- 5) The FPF bits in the IPA\_FPCTL register must be valid and less than or equal to '0b1010'.
- The BPF bits in the IPA\_BPCTL register must be valid and less than or equal to '0b1010'.
- 7) The DPF bits in the IPA DPCTL register must be valid and less than or equal to '0b100'.
- 8) The DMADDR bits in the IPA\_DMADDR register must be 32-bit alignment when the DPF bits in the IPA\_DPCTL register are 'ARGB8888' and be 16-bit alignment when the DPF bits are 'RGB565', 'ARGB1555', 'ARGB4444'.
- 9) The DLOFF bits in the IPA\_DLOFF register must be even when the FPF bits in the IPA FPCTL register are 'A4' or 'L4'.
- 10) The WIDTH bits in the IPA\_IMS register must be even when the FPF bits in the IPA\_FPCTL register are 'A4' or 'L4'.
- 11) The WIDTH bits in the IPA\_IMS register must be even when the BPF bits in the IPA BPCTL register are 'A4' or 'L4'.
- 12) The WIDTH bits in the IPA\_IMS register must be greater than zero.
- 13) The HEIGHT bits in the IPA\_IMS register must be greater than zero.

When the PFCM bits are equal to '00', only 1), 2), 5), 9), 10), 12), 13) are considerable. When the PFCM bits are equal to '01', only 1), 2), 5), 7), 8), 10), 12), 13) are considerable. When the PFCM bits are equal to '10', all the configuration rules except 10) are considerable. When the PFCM bits are equal to '11', only 12), 13) are considerable.

# 11.5. Interrupts

There are six interrupt events connected to the IPA interrupt, including wrong configuration interrupt, LUT loading finish interrupt, LUT access conflict interrupt, transfer line mark interrupt, full transfer finish interrupt and transfer access error interrupt. An IPA interrupt can be produced when any interrupt events occurs.

Each interrupt event has a dedicated flag bit in the IPA\_INTF register, a dedicated clear bit in the IPA\_INTC register, and a dedicated enable bit in the IPA\_CTL register. The relationship is described in the *Table 11-6. IPA interrupt events*.



Table 11-6. IPA interrupt events

Interment exemt	Flag bit	Enable bit	Clear bit
Interrupt event	IPA_INTF	IPA_CTL	IPA_INTC
wrong configuration interrupt	WCFIF	WCFIE	WCFIFC
LUT loading finish interrupt	LLFIF	LLFIE	LLFIFC
LUT access conflict interrupt	LACIF	LACIE	LACIFC
transfer line mark interrupt	TLMIF	TLMIE	TLMIFC
full transfer finish interrupt	FTFIF	FTFIE	FTFIFC
transfer access error interrupt	TAEIF	TAEIE	TAEIFC

## Wrong configuration interrupt

The wrong configuration interrupt flag is asserted immediately after the LUT loading or IPA transfer is enabled, when any of the configuration rules listed in the <u>Configuration rules</u> is broken. The LUT loading or IPA transfer is automatically disabled without launching any access.

When the wrong configuration interrupt flag is asserted and the enabled bit for wrong configuration interrupt is set, an IPA interrupt is generated.

## **LUT loading finish interrupt**

The LUT loading finish interrupt flag is asserted immediately after the last pixel data has been loaded into the foreground or background LUT. A stop operation during the loading cannot assert the LUT loading finish interrupt flag.

When the LUT loading finish interrupt flag is asserted and the enabled bit for LUT loading finish interrupt is set, an IPA interrupt is generated.

#### LUT access conflict interrupt

A number of rules must be respected when accessing the foreground and background LUT by software:

- During the foreground LUT automatic loading, the foreground LUT is forbidden to be accessed by software.
- During the background LUT automatic loading, the background LUT is forbidden to be accessed by software.
- During the IPA transfer with the PFCM bits equal to '0b01' or '0b10', if the foreground pixel format is indirect, the foreground LUT is forbidden to be accessed by software.
- During the IPA transfer with the PFCM bits equal to '0b10', if the background pixel format is indirect, the background LUT is forbidden to be accessed by software.

When one of the above rules is broken, the LUT access conflict interrupt flag is asserted and the software access has no effect (writing access is not be executed, reading access is returned with an invalid value).

When the LUT access conflict interrupt flag is asserted and the enabled bit for the LUT access conflict interrupt is set, an IPA interrupt is generated.



## Transfer line mark interrupt

The transfer line mark interrupt flag is asserted immediately after the last pixel data of the line mark is written into the destination memory. If the LM bits in the IPA\_LM register are equal to 0, the transfer line mark interrupt flag will never be asserted during the IPA transmission.

When the transfer line mark interrupt flag is asserted and the enabled bit for the transfer line mark interrupt is set, an IPA interrupt is generated.

#### Full transfer finish interrupt

The full transfer finish interrupt flag is asserted immediately after the last pixel data has been written into the destination memory. A stop operation during the IPA transmission cannot assert the full transfer finish interrupt flag.

When the full transfer finish interrupt flag is asserted and the enabled bit for the full transfer finish interrupt is set, an IPA interrupt is generated.


#### Transfer access error interrupt

When the address accessed by the IPA is beyond the allowed area, a response error will be received and the transfer (LUT loading or IPA transfer) is disabled immediately without asserting the LUT loading finish interrupt flag or the full transfer finish interrupt flag. The allowed and forbidden access region for IPA is shown in <u>Figure 11-7. System connection</u> of IPA.

When the transfer access error interrupt flag is asserted and the enabled bit for the transfer access error interrupt is set, an IPA interrupt is generated.



Figure 11-7. System connection of IPA





# 11.6. Register definition


IPA base address: 0x4002 B000

# 11.6.1. Control register (IPA\_CTL)

Address offset: 0x00

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).



Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value.
17:16	PFCM[1:0]	Pixel format convert mode
		Software set and clear.
		00: Foreground memory to destination memory without pixel format convert
		01: Foreground memory to destination memory with pixel format convert
		10: Blending foreground and background memory to destination memory
		11: Fill up destination memory with specific color
		These bits can NOT be written when TEN is '1'.
15:14	Reserved	Must be kept at reset value
13	WCFIE	Enable bit for wrong configuration interrupt
		Software set and clear
		0: Disable configuration error interrupt
		1: Enable configuration error interrupt
12	LLFIE	Enable bit for LUT loading finish interrupt
		Software set and clear
		0: Disable LUT loading finish interrupt
		1: Enable LUT loading finish interrupt
11	LACIE	Enable bit for LUT access conflict interrupt
		Software set and clear
		0: Disable LUT access conflict interrupt
		1: Enable LUT access conflict interrupt
10	TLMIE	Enable bit for transfer line mark interrupt



digabetice		ODOZATO OSCI Manda
-		Software set and clear
		0: Disable transfer line mark interrupt
		1: Enable transfer line mark interrupt
9	FTFIE	Enable bit for full transfer finish interrupt
		Software set and clear
		0: Disable full transfer finish interrupt
		1: Enable full transfer finish interrupt
8	TAEIE	Enable bit for transfer access error interrupt
		Software set and clear
		0: Disable transfer access error interrupt
		1: Enable transfer access error interrupt
7:3	Reserved	Must be kept at reset value
2	TST	Transfer stop
		Software set, software and hardware clear.
		0: No effect
		1: Stop the current transfer
		When this bit is enabled, the current transfer (including LUT automatic loading and
		IPA transfer) is stopped. This bit can be cleared by hardware immediately when the
		current transfer is disabled.
1	THU	Transfer hang up
		Software set, software and hardware clear.
		0: No effect
		1: Hang up the current transfer
		When this bit is enabled, the current transfer (including LUT automatic loading and
		IPA transfer) is hanged up. When this bit is cleared, the current transfer continues.
		This bit can be cleared by hardware immediately when the current transfer is
		disabled.
0	TEN	Transfer enable
		Software set, hardware clear.
		0: Transfer disable
		1: Transfer enable
		When this bit is enabled, the IPA transfer is started. This bit is automatically
		cleared when one of the following situations occurs:
		- When the TST bit is enabled to stop the current transfer.
		- When the transfer is fully finished.
		- When a wrong configuration or a transfer access error is detected.
		<ul> <li>When the foreground LUT or background LUT is being loaded (FLLEN bit in</li> </ul>

the IPA\_FPCTL register or BLLEN bit in the IPA\_BPCTL register is '1').



# 11.6.2. Interrupt flag register (IPA\_INTF)

Address offset: 0x04

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).



Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5	WCFIF	Wrong configuration interrupt flag
		Hardware set, Software cleared by enable 'WCFIFC' bit in the IPA_INTC register.
		0: No wrong configuration is detected when IPA transfer or LUT loading is enable.
		1: A wrong configuration is detected when IPA transfer or LUT loading is enable.
4	LLFIF	LUT loading finish interrupt flag
		Hardware set, software cleared by enable 'LLFIFC' bit in the IPA_INTC register.
		0: No LUT loading finish is detected
		1: A LUT loading finish is detected
3	LACIF	LUT access conflict interrupt flag
		Hardware set, software cleared by enable 'LACIFC' bit in the IPA_INTC register.
		0: No LUT access conflict is detected.
		1: A LUT access conflict is detected.
2	TLMIF	Transfer line mark interrupt flag
		Hardware set, Software cleared by enable 'CTCLIF' bit in the IPA_INTC register.
		0: The number of pixel transferred has not exactly reached the line mark
		1: The number of pixel transferred has exactly reached the line mark
1	FTFIF	Full transfer finish interrupt flag
		Hardware set, software cleared by enable 'CTFIF' bit in the IPA_INTC register.
		0: No full transfer finish is detected.
		1: A full transfer finish is detected.
0	TAEIF	Transfer access error interrupt flag
		Hardware set, software cleared by enable 'CTEIF' bit in the IPA_INTC register.
		0: No transfer access error is detected.
		1: A transfer access error is detected.




# 11.6.3. Interrupt flag clear register (IPA\_INTC)

Address offset: 0x08

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).



Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5	WCFIFC	Clear bit for wrong configuration interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear wrong configuration interrupt flag
4	LLFIFC	Clear bit for LUT loading finish interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear LUT loading finish interrupt flag
3	LACIFC	Clear bit for LUT access conflict interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear LUT access conflict interrupt flag
2	TLMIFC	Clear bit for transfer line mark interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear transfer line mark interrupt flag
1	TFIFC	Clear bit for full transfer finish interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear full transfer finish interrupt flag
0	TAEIFC	Clear bit for transfer access error interrupt flag
		Software set, hardware clear
		0: No effect
		1: Clear transfer access error interrupt flag



## 11.6.4. Foreground memory base address register (IPA\_FMADDR)

Address offset: 0x0C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							FMADD	R[31:16]							
							n	w							_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FMADD	PR[15:0]							

rw

Bits	Fields	Descriptions
31:0	FMADDR[31:0]	Foreground memory base address
		These bits must be aligned to 8-bit, 16-bit or 32-bit corresponding with the
		foreground pixel format. If foreground pixel format is ARGB8888, these bits must
		be 32-bit aligned; If the foreground pixel format is RGB565, ARGB1555,
		ARGB4444 or AL88, these bits must be 16-bit aligned. If the above alignment rules
		are broken, a wrong configuration will be detected when the transfer is enable.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

# 11.6.5. Foreground line offset register (IPA\_FLOFF)

Address offset: 0x10 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved							FLOF	F[13:0]						

rw

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13:0	FLOFF[13:0]	Foreground line offset
		These bits indicate the number of pixel between the last pixel of the current line
		and the first pixel of the next line. If the foreground pixel format is A4 or L4, the
		FLOFF must be configured to be an even number, otherwise a wrong configuration
		will be detected when the transfer is enable.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.



## 11.6.6. Background memory base address register (IPA\_BMADDR)

Address offset: 0x14 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							BMADD	R[31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							BMADE	DR[15:0]							

rw

Bits	Fields	Descriptions
31:0	BMADDR[31:0]	Background memory base address
		These bits must be aligned to 8-bit, 16-bit or 32-bit corresponding with the
		background pixel format. If background pixel format is ARGB8888, these bits must
		be 32-bit aligned; If the background pixel format is RGB565, ARGB1555,
		ARGB4444 or AL88, these bits must be 16-bit aligned. If the above alignment rules
		are broken, a wrong configuration will be detected when the transfer is enable.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

## 11.6.7. Background line offset register (IPA\_BLOFF)

Address offset: 0x18 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved							BLOFF	[13:0]						

rw

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13:0	BLOFF[13:0]	Background line offset
		These bits indicate the number of pixel between the last pixel of the current line
		and the first pixel of the next line. If the background pixel format is A4 or L4, the
		BLOFF must be configured to be an even number, otherwise a configuration error
		will be detected when the transfer is enable.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.



# 11.6.8. Foreground pixel control register (IPA\_FPCTL)

Address offset: 0x1C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			FPDA'	V[7:0]						Rese	erved			FAVC	A[1:0]
			rv	v										r	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			FCNF	P[7:0]				Rese	erved	FLLEN	FLPF		FPF	[3:0]	
			rv	v						rc_w1	rw		r	W	

Bits	Fields	Descriptions
31:24	FPDAV[7:0]	Foreground pre- defined alpha value
		Software set and clear
		These bits define an alpha value. These bits are used to calculate the foreground
		alpha channel value with the alpha value read from foreground memory or
		foreground LUT according to the foreground alpha calculation algorithm.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
23:18	Reserved	Must be kept at reset value.
17:16	FAVCA[1:0]	Foreground alpha value calculation algorithm
		Software set and clear
		00: No effect
		01: FPDAV[7:0] is selected as the foreground alpha value
		10: FPDAV[7:0] multiplied by the alpha data read from foreground memory or
		foreground LUT divided by 255 is selected as the foreground alpha value
		11: Reserved
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
15:8	FCNP[7:0]	Foreground LUT number of pixel
		Software set and clear
		The pixel number of foreground LUT is equal to FCNP + 1.
		These bits can NOT be written when FLLEN is '1'.
7:6	Reserved	Must be kept at reset value
5	FLLEN	Foreground LUT loading enable
		Software set, hardware clear.
		0: Disable foreground LUT loading
		1: Enable foreground LUT loading
		When this bit is enabled, the foreground LUT loading is started. This bit is
		automatically cleared when one of the following situations occurs:
		- When the TST bit is enabled

When the foreground LUT loading is finished



- When a wrong configuration or a transfer error is detected
- When the IPA transfer is ongoing or the background LUT is being loaded (TEN bit in the IPA\_CTL register or BLLEN bit in the IPA\_BPCTL register is '1').
- 4 FLPF Foreground LUT pixel format

Software set and clear

0: ARGB8888 1: RGB888

This bit can NOT be written when FLLEN is '1'.

3:0 FPF[3:0] Foreground pixel format

software set and clear 0000: ARGB8888 0001: RGB888 0010: RGB565 0011: ARGB1555

0100: ARGB4444 0101: L8 0110: AL44 0111: AL88 1000: L4

1001: A8 1010: A4

1011 ~ 1111: Reserved

These bits can NOT be written when TEN in the IPA\_CTL register is '1'.

#### 11.6.9. Foreground pixel value register (IPA\_FPV)

Address offset: 0x20 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved										FPDR'	V[7:0]			
											rv	,			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FPDGV[7:0]								FPDBV[7:0]						

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:16	FPDRV[7:0]	Foreground pre-defined red value Software set and clear
		When the foreground pixel format is A4 or A8, these bits are used as the



Giganevice		GD32A490 User Manua
		foreground red value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
15:8	FPDGV[7:0]	Foreground pre-defined green value
		Software set and clear
		When the foreground pixel format is A4 or A8, these bits are used as the
		foreground green value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
7:0	FPDBV[7:0]	Foreground pre-defined blue value
		Software set and clear
		When the foreground pixel format is A4 or A8, these bits are used as the
		foreground blue value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

# 11.6.10. Background pixel control register (IPA\_BPCTL)

Address offset: 0x24

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BPDAV[7:0]										Rese	erved			BAVC	A[1:0]
				n	N										r	w
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BCNP[7:0]								Rese	rved	BLLEN	BLPF		BPF	[3:0]	
-	rw										rc_w1	rw		rv	v	

Bits	Fields	Descriptions
31:24	BPDAV[7:0]	Background pre- defined alpha value
		Software set and clear
		These bits define an alpha value. These bits are used to calculate the background
		alpha channel value with the alpha value read from background memory or
		background LUT according to the background alpha calculation algorithm.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
23:18	Reserved	Must be kept at reset value.
17:16	BAVCA[1:0]	Background alpha value calculation algorithm
		Software set and clear
		00: No effect
		01: BPDAV[7:0] is selected as the foreground alpha value
		10: BPDAV[7:0] multiplied by the alpha data read from background memory or
		background LUT divided by 255 is selected as the background alpha value
		11: Reserved



digubevice		GD32A490 Oser Maridar
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
15:8	BCNP[7:0]	Background LUT number of pixel
		Software set and clear
		The number of pixel of background LUT is equal to BCNP + 1.
		These bits can NOT be written when BLLEN is '1'.
7:6	Reserved	Must be kept at reset value
5	BLLEN	Background LUT loading enable
		Software set, hardware clear.
		0: Background LUT loading disable
		1: Background LUT loading enable
		This bit is automatically cleared when one of the following situations occurs:
		- When the TST bit is enabled
		- When the background LUT loading is finished
		- When a wrong configuration or a transfer error is detected
		- When the IPA transfer is ongoing or the foreground LUT is being loaded (TEN
		bit in the IPA_CTL register or FLLEN bit in the IPA_FPCTL register is '1').
4	BLPF	Background LUT pixel format
		Software set and clear
		0: ARGB8888
		1: RGB888
		This bit can NOT be written when BLLEN is '1'.
3:0	BPF[3:0]	Background pixel format
		software set and clear
		0000: ARGB8888
		0001: RGB888
		0010: RGB565
		0011: ARGB1555
		0100: ARGB4444
		0101: L8
		0110: AL44
		0111: AL88
		1000: L4
		1001: A8
		1010: A4
		1011 ~ 1111: Reserved
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

## 11.6.11. Background pixel value register (IPA\_BPV)

Address offset: 0x28

Reset value: 0x0000 0000



#### GD32A490 User Manual

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	Reserved								BPDRV[7:0]								
											rv	v					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	BPDGV[7:0]										BPDB	V[7:0]					

**Descriptions** Bits **Fields** 31:24 Reserved Must be kept at reset value. 23:16 BPDRV[7:0] Background pre-defined red value Software set and clear When the background pixel format is A4 or A8, these bits are used as the background red value. These bits can NOT be written when TEN in the IPA\_CTL register is '1'. BPDGV[7:0] 15:8 Background pre-defined green value Software set and clear When the background pixel format is A4 or A8, these bits are used as the background green value. These bits can NOT be written when TEN in the IPA CTL register is '1'. 7:0 BPDBV[7:0] Background pre-defined blue value Software set and clear When the background pixel format is A4 or A8, these bits are used as the background blue value. These bits can NOT be written when TEN in the IPA\_CTL register is '1'.

#### 11.6.12. Foreground LUT memory base address register (IPA\_FLMADDR)

Address offset: 0x2C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							FLMADD	R[31:16]							
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•						FLMADE	DR[15:0]	•						

rw

Bits	Fields	Descriptions
31:0	FLMADDR[31:0]	Foreground LUT memory base address
		Software set and clear



The address must be aligned to 8-bit, 16-bit or 32-bit corresponding with the foreground LUT pixel format. If foreground LUT pixel format is ARGB8888, these bits must be 32-bit aligned. If the above alignment rule is broken, a wrong configuration will be detected when the foreground LUT loading is enable. These bit can NOT be written when FLLEN in the IPA\_FPCTL register is '1'.

#### 11.6.13. Background LUT memory base address register (IPA\_BLMADDR)

Address offset: 0x30

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BLMADDR[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BLMADDR[15:0]														

rw

Bits	Fields	Descriptions
31:0	BLMADDR[31:0]	Background LUT memory base address
		Software set and clear
		The address must be aligned to 8-bit, 16-bit or 32-bit corresponding with the
		background LUT pixel format. If background LUT pixel format is ARGB8888, these
		bits must be 32-bit aligned. If the above alignment rule is broken, a wrong
		configuration will be detected when the background LUT loading is enable.
		These bit can NOT be written when BLLEN in the IPA BPCTL register is '1'.

## 11.6.14. Destination pixel control register (IPA\_DPCTL)

Address offset: 0x34

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved													DPF[2:0]	

rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.



Destination pixel format
Software set and clear
000: ARGB8888
001: RGB888
010: RGB565
011: ARGB1555
100: ARGB4444
101~111: Reserved
These bits can NOT be written when TEN in the IPA\_CTL register is '1'.

## 11.6.15. Destination pixel value register (IPA\_DPV)

Address offset: 0x38

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DPDAV[7:0]										DPDR	V[7:0]			
			MEANIN	NGLESS							DPDR	V[7:0]			
							MEANIN	NGLESS							
							MEANIN	NGLESS							
							MEANI	NGLESS							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DPDG	SV[7:0]				DPDBV[7:0]							
			DPDG	6V[7:0]							DPDB	V[7:0]			
DPDRV[4:0] DPDr						DPDG	DPDBV[4:0]								
DPDAV	PDAV DPDRV[4:0]						DPDGV[4:0]	]			ı	DPDBV[4:0	]		
	DPDAV[3:0] DPDRV[3:0]							DPDG	V[3:0]			DPDE	3V[3:0]		

#### When the destination pixel format is ARGB8888, the FIRST row is valid.

Bits	Fields	Descriptions					
31:24 DPDAV[7:0]		Destination pre-defined alpha value					
		Software set and clear					
		When IPA is configured to fill up destination memory with specific color, these bits					
		are used as the destination alpha value.					
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.					
23:16	DPDRV[7:0]	Destination pre-defined red value					
		Software set and clear					
		When IPA is configured to fill up destination memory with specific color, these bits					
		are used as the destination red value.					



GigaDevice		GD32A490 User Manuai
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
15:8	DPDGV[7:0]	Destination pre-defined green value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination green value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
7:0	DPDBV[7:0]	Destination pre-defined blue value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination blue value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

## When the destination pixel format is RGB888, the SECOND row is valid.

Bits	Fields	Descriptions
31:24	Meaningless	These bit can be set and cleared by software, but these bits have no meaning
		when the destination pixel format is RGB888.
23:16	DPDRV[7:0]	Destination pre-defined red value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination red value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
15:8	DPDGV[7:0]	Destination pre-defined green value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination green value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
7:0	DPDBV[7:0]	Destination pre-defined blue value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination blue value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

#### When the destination pixel format is RGB565, the THIRD row is valid.

Bits	Fields	Descriptions
31:16 Meaningless		These bit can be set and cleared by software, but these bits have no meaning
		when the destination pixel format is RGB565.
15:11	DPDRV[4:0]	Destination pre-defined red value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination red value.



digapevice		GD32A490 Oser Mariual
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
10:5	DPDGV[5:0]	Destination pre-defined green value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination green value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
4:0	DPDBV[4:0]	Destination pre-defined blue value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination blue value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

## When the destination pixel format is ARGB1555, the FOURTH row is valid.

Fields	Descriptions
Meaningless	These bit can be set and cleared by software, but these bits have no meaning
	when the destination pixel format is ARGB1555.
DPDAV	Destination pre-defined alpha value
	Software set and clear
	When IPA is configured to fill up destination memory with specific color, these bits
	are used as the destination alpha value.
	These bits can NOT be written when TEN in the IPA_CTL register is '1'.
DPDRV[4:0]	Destination pre-defined red value
	Software set and clear
	When IPA is configured to fill up destination memory with specific color, these bits
	are used as the destination red value.
	These bits can NOT be written when TEN in the IPA_CTL register is '1'.
DPDGV[4:0]	Destination pre-defined green value
	Software set and clear
	When IPA is configured to fill up destination memory with specific color, these bits
	are used as the destination green value.
	These bits can NOT be written when TEN in the IPA_CTL register is '1'.
DPDBV[4:0]	Destination pre-defined blue value
	Software set and clear
	When IPA is configured to fill up destination memory with specific color, these bits
	are used as the destination blue value.
	These bits can NOT be written when TEN in the IPA_CTL register is '1'.
	Meaningless  DPDAV  DPDRV[4:0]  DPDGV[4:0]

## When the destination pixel format is ARGB4444, the FIFTH row is valid.

Bits	Fields	Descriptions
31:16	Meaningless	These bit can be set and cleared by software, but these bits have no meaning



algabevice		ODSZA490 OSEI Maridai
		when the destination pixel format is ARGB4444.
15:12	DPDAV[3:0]	Destination pre-defined alpha value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination alpha value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
11:8	DPDRV[3:0]	Destination pre-defined red value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination red value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
7:4	DPDGV[3:0]	Destination pre-defined green value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination green value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.
3:0	DPDBV[3:0]	Destination pre-defined blue value
		Software set and clear
		When IPA is configured to fill up destination memory with specific color, these bits
		are used as the destination blue value.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

## 11.6.16. Destination memory base address register (IPA\_DMADDR)

Address offset: 0x3C

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DMADDI	R[31:16]							
							rv	v							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DMADD	R[15:0]							

rw

Bits	Fields	Descriptions
31:0	DMADDR[31:0]	Destination memory base address
		software set and clear
		The address must be aligned to 8-bit, 16-bit or 32-bit corresponding with the
		destination pixel format. If the destination pixel format is ARGB8888, these bits
		must be 32-bit aligned; If the destination pixel format is RGB565, ARGB1555 or
		ARGB4444, these bits must be 16-bit aligned. If the above alignment rules are



broken, a wrong configuration will be detected when the transfer is enable. These bit can NOT be written when TEN in the IPA\_CTL register is '1'.

#### 11.6.17. Destination line offset register (IPA\_DLOFF)

Address offset: 0x40

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	rved							DLOFF	F[13:0]						

rw

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13:0	DLOFF[13:0]	Destination line offset
		software set and clear
		These bits indicate the number of pixel between the last pixel of the current line
		and the first pixel of the next line. When PFCM in the IPA_CTL register is
		configured to '00', if the foreground pixel format is A4 or L4, these bits must be
		configured to be an even number, or a wrong configuration will be detected when
		the transfer is enable.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

#### 11.6.18. Image size register (IPA\_IMS)

Address offset: 0x44

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	rved							WIDTH	H[13:0]						
								rv	W						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							HEIGH	T[15:0]							

rw

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:16	WIDTH[13:0]	Width of the image to be processed



Software set and clear

These bits signify the number of pixels per line. If the foreground or background pixel format is A4 or L4, these bits must be configured to be an even number, otherwise a wrong configuration will be detected when the transfer is enable.

These bits can NOT be written when TEN in the IPA\_CTL register is '1'.

Height of the image to be processed

Software set and clear

These bits specify the number of lines of image to be processed.

# 11.6.19. Line mark register (IPA\_LM)

Address offset: 0x48 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

These bits can NOT be written when TEN in the IPA\_CTL register is '1'.

			•			,	, ,	,,		`	,	`	,		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							LM[	15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	LM[15:0]	line mark
		Software set and clear
		These bits define a line number to signify the transfer level. An interrupt flag is
		asserted as soon as the last pixel of the marked line has been written into the
		destination memory.
		These bits can NOT be written when TEN in the IPA_CTL register is '1'.

#### 11.6.20. Inter-timer control register (IPA\_ITCTL)

Address offset: 0x4C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word (16-bit) and word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			NCC	I[7:0]							Reserved				ITEN
				.[]							110001100				





Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:8	NCCI[7:0]	Number of clock cycles interval
		Software set and clear
		These bits have no meaning if ITEN is '0'. If the ITEN is '1', two consecutive AHB
		commands are issued with an interval equal to or greater than these bits.
7:1	Reserved	Must be kept at reset value.
0	ITEN	Inter-timer enable
		An inter-timer is implemented to reduce the AHB bus bandwidth usage of IPA.
		0: Disable inter-timer
		1: Enable inter-timer



## 12. Debug (DBG)

#### 12.1. Overview

The GD32A490xx series provide a large variety of debug, trace and test features. They are implemented with a standard configuration of the ARM® CoreSight™ module together with a daisy chained standard TAP controller. Debug and trace functions are integrated into the ARM® Cortex®-M4. The debug system supports serial wire debug (SWD) and trace functions in addition to standard JTAG debug. The debug and trace functions refer to the following documents:

- Cortex®-M4 Technical Reference Manual
- ARM® Debug Interface v5 Architecture Specification

The DBG hold unit helps debugger to debug in power saving mode. When corresponding bit is set, debug module provide clock when in power saving mode or hold the state for TIMER, WWDGT, FWDGT, RTC, I2C or CAN.

#### 12.2. JTAG/SW function overview

Debug capabilities can be accessed by a debug tool via Serial Wire (SW - Debug Port) or JTAG interface (JTAG - Debug Port).

#### 12.2.1. Switch JTAG or SW interface

By default, the JTAG interface is active. The sequence for switching from JTAG to SWD is:

- Send 50 or more TCK cycles with TMS = 1
- Send the 16-bit sequence on TMS = 1110011110011110 (0xE79E LSB first)
- Send 50 or more TCK cycles with TMS = 1

The sequence for switching from SWD to JTAG is:

- Send 50 or more TCK cycles with TMS = 1
- Send the 16-bit sequence on TMS = 1110011100111100 (0xE73C LSB first)
- Send 50 or more TCK cycles with TMS = 1

#### 12.2.2. Pin assignment

The JTAG interface provides 5-pin standard JTAG, known as JTAG clock (JTCK), JTAG mode selection (JTMS), JTAG data input (JTDI), JTAG data output (JTDO) and JTAG reset (NJTRST, active low). The serial wire debug (SWD) provide 2-pin SW interface, known as SW data input/output (SWDIO) and SW clock (SWCLK). The two SW pin are multiplexed with two of five JTAG pin, which is SWDIO multiplexed with JTMS, SWCLK multiplexed with JTCK. The JTDO is also used as Trace async data output (TRACESWO) when the async trace is enabled.



Table 12-1. Pin assignment

Pin	Debug interface
PA15	JTDI
PA14	JTCK/SWCLK
PA13	JTMS/SWDIO
PB4	NJTRST
PB3	JTDO

By default, 5-pin standard JTAG debug mode is chosen after reset. Users can also use JTAG function without NJTRST pin, then the PB4 can be used to other GPIO functions. (NJTRST tied to 1 by hardware). If switch to SW debug mode, the PA15/PB4/PB3 are released to other GPIO functions. If JTAG and SW not used, all 5-pin can be released to other GPIO functions. Please refer to *General-purpose and alternate-function I/Os (GPIO and AFIO)*.

#### 12.2.3. JTAG daisy chained structure

The Cortex®-M4 JTAG TAP is sconnected to a Boundary-Scan (BSD) JTAG TAP. The BSD JTAG IR is 5-bit width, while the Cortec-M4 JTAG IR is 4-bit width. So when JTAG in IR shift step, it first shift 5-bit BYPASS instruction (5'b 11111) for BSD JTAG, and then shift normal 4-bit instruction for Cortex®-M4 JTAG. Because of the data shift under BSD JTAG BYPASS mode, adding 1 extra bit to the data chain is needed.

The BSD JTAG IDCODE is 0x790007A3.

#### 12.2.4. Debug reset

The JTAG-DP and SW-DP register are in the power on reset domain. The System reset initializes the majority of the Cortex®-M4, excluding NVIC and debug logic, (FPB, DWT, and ITM). The NJTRST reset can reset JTAG TAP controller only. So, it can perform debug feature under system reset. Such as, halt-after-reset, which is the debugger sets halt under system reset, and the core halts immediately after the system reset is released.

#### 12.2.5. JEDEC-106 ID code

The Cortex®-M4 integrates JEDEC-106 ID code, which is located in ROM table and mapped on the address of 0xE00FF000\_0xE00FFFF.

## 12.3. Debug hold function overview

#### 12.3.1. Debug support for power saving mode

When STB\_HOLD bit in DBG control register 0 (DBG\_CTL0) is set and entering the standby mode, the clock of AHB bus and system clock are provided by CK\_IRC16M, and the debugger can debug in standby mode. When exit the standby mode, a system reset generated.



When DSLP\_HOLD bit in DBG control register 0 (DBG\_CTL0) is set and entering the Deep-sleep mode, the clock of AHB bus and system clock are provided by CK\_IRC16M, and the debugger can debug in Deep-sleep mode.

When SLP\_HOLD bit in DBG control register 0 (DBG\_CTL0) is set and entering the sleep mode, the clock of AHB bus for CPU is not closed, and the debugger can debug in sleep mode.

#### 12.3.2. Debug support for TIMER, I2C, RTC, WWDGT, FWDGT and CAN

When the core halted and the corresponding bit in DBG control register 1 (DBG\_CTL1) or DBG control register 2 (DBG\_CTL2) is set, the following behaved.

For TIMER, the timer counters stopped and hold for debug.

For I2C, SMBUS timeout hold for debug.

For WWDGT or FWDGT, the counter clock stopped for debug.

For RTC, the counter stopped for debug.

For CAN, the receive register stopped counting for debug.



31

30

#### **Register definition** 12.4.

DBG base address: 0xE004 2000

#### ID code register (DBG\_ID) 12.4.1.

Address offset: 0x00

Read only

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ID_COD	E[31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ID_COI	DE[15:0]							

**Bits Fields Descriptions** ID\_CODE[31:0] 31:0 DBG ID code register These bits read by software, These bits are unchanged constant.


#### Control register 0 (DBG\_CTL0) 12.4.2.

Address offset: 0x04

Reset value: 0x0000 0000; power reset only

This register has to be accessed by word(32-bit) 26

25



21

20

Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5	TRACE_IOEN	Trace pin allocation enable
		This bit is set and reset by software.
		0: Trace pin allocation disable
		1: Trace pin allocation enable
4:3	Reserved	Must be kept at reset value.
2	STB_HOLD	Standby mode hold bit

16



algabetice		ODOZATOO OSCI Maridar
		This bit is set and reset by software
		0: no effect
		1: At the standby mode, the clock of AHB bus and system clock are provided by
		CK_IRC16M, a system reset generated when exit standby mode.
1	DSLP_HOLD	Deep-sleep mode hold bit
		This bit is set and reset by software
		0: no effect
		1: At the Deep-sleep mode, the clock of AHB bus and system clock are provided
		by CK_IRC16M.
0	SLP_HOLD	Sleep mode hold bit
		This bit is set and reset by software
		0: no effect
		1: At the sleep mode, the clock of AHB is on.

## 12.4.3. Control register 1 (DBG\_CTL1)

Address offset: 0x08

Reset value: 0x0000 0000; power reset only

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			CAN1_H OLD	CAN0_H OLD	Reserved	I2C2_HO LD	I2C1_HO LD	I2C0_HO LD			Reserved		
					rw	rw		rw	rw	rw					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		FWDGT_	WWDGT_	RTC_HO	Reserved	TIMER13	TIMER12	TIMER11	TIMER6_	TIMER5_	TIMER4_	TIMER3_	TIMER2_	TIMER1_
	Reserveu		HOLD	HOLD	LD	Reserved	_HOLD	_HOLD	_HOLD	HOLD	HOLD	HOLD	HOLD	HOLD	HOLD

Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value.
26	CAN1_HOLD	CAN1 hold bit
		This bit is set and reset by software
		0: no effect
		1: the receive register of CAN1 stops receiving data when core halted.
25	CAN0_HOLD	CAN0 hold bit
		This bit is set and reset by software
		0: no effect
		1: the receive register of CAN0 stops receiving data when core halted.
24	Reserved	Must be kept at reset value.
23	I2C2_HOLD	I2C2 hold bit
		This bit is set and reset by software
		0: no effect



# GD32A490 User Manual

digapevice		GD32A490 USEI Maii
		1: hold the I2C2 SMBUS timeout for debug when core halted.
22	I2C1_HOLD	I2C1 hold bit This bit is set and reset by software 0: no effect 1: hold the I2C1 SMBUS timeout for debug when core halted.
21	I2C0_HOLD	I2C0 hold bit This bit is set and reset by software 0: no effect 1: hold the I2C0 SMBUS timeout for debug when core halted.
20:13	Reserved	Must be kept at reset value.
12	FWDGT_HOLD	FWDGT hold bit This bit is set and reset by software 0: no effect 1: hold the FWDGT counter clock for debug when core halted.
11	WWDGT_HOLD	WWDGT hold bit This bit is set and reset by software 0: no effect 1: hold the WWDGT counter clock for debug when core halted.
10	RTC_HOLD	RTC hold bit This bit is set and reset by software 0: no effect 1: hold the RTC counter for debug when core halted.
9	Reserved	Must be kept at reset value.
8	TIMER13_HOLD	TIMER 13 hold bit This bit is set and reset by software 0: no effect 1: hold the TIMER 13 counter for debug when core halted.
7	TIMER12_HOLD	TIMER 12 hold bit This bit is set and reset by software 0: no effect 1: hold the TIMER 12 counter for debug when core halted.
6	TIMER11_HOLD	TIMER 11 hold bit This bit is set and reset by software 0: no effect 1: hold the TIMER 11 counter for debug when core halted.
5	TIMER6_HOLD	TIMER 6 hold bit This bit is set and reset by software 0: no effect




GigaDevice		GD32A490 User Manual
		1: hold the TIMER 6 counter for debug when core halted.
4	TIMER5_HOLD	TIMER 5 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 5 counter for debug when core halted.
3	TIMER4_HOLD	TIMER 4 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 4 counter for debug when core halted.
2	TIMER3_HOLD	TIMER 3 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 3 counter for debug when core halted.
1	TIMER2_HOLD	TIMER 2 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 2 counter for debug when core halted.
0	TIMER1_HOLD	TIMER 1 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 1 counter for debug when core halted.

## 12.4.4. Control register 2 (DBG\_CTL2)

Address offset: 0x0C

Reset value: 0x0000 0000; power reset only

This register has to be accessed by word(32-bit)



Bits	Fields	Descriptions			
31:19	Reserved	Must be kept at reset value.			
18	TIMER10_HOLD	TIMER 10 hold bit			
		This bit is set and reset by software			
		0: no effect			



# GD32A490 User Manual

-		
		1: hold the TIMER 10 counter for debug when core halted.
17	TIMER9_HOLD	TIMER 9 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 9 counter for debug when core halted.
16	TIMER8_HOLD	TIMER 8 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 8 counter for debug when core halted.
15:2	Reserved	Must be kept at reset value.
1	TIMER7_HOLD	TIMER 7 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 7 counter for debug when core halted.
0	TIMER0_HOLD	TIMER 0 hold bit
		This bit is set and reset by software
		0: no effect
		1: hold the TIMER 0 counter for debug when core halted.



## 13. Programmable current reference (IREF)

#### 13.1. Overview

A programmable current reference module is included in the MCU.

Two different running modes are supplied for user to use current reference, one mode named Low Power Mode (LPM) and another one named High Current Mode (HCM).

The difference between two modes is the current step and maximum current.

The former's (LPM) step current is 1uA and the (HCM) 8uA.

The former's (LPM) maximum current is 63uA and the (HCM) 504uA.

#### 13.2. Characteristics

Current reference features:

- Programmable current.
- Programmable source or sink.
- Low Power Mode(LPM) and High Current Mode(HCM).

#### 13.3. Function overview

#### 13.3.1. Signal description

When IREF is used, the relevant pin should be configured to analog input mode.

#### 13.3.2. User trimming

User can trim the IREF output current by programming CPT bit in IREF\_CTL register.



# 13.4. Register definition

IREF base address: 0x4000 C400

## 13.4.1. Control register (IREF\_CTL)

Address offset: 0x300 Reset value: 0x0000 0F00

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CREN	SSEL	Reserved			CPT[4:0]			SCMOD	Reserved			CSD <sup>-</sup>	T[5:0]		
rw	rw				rw.			rw/				n	M		

timer	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	CREN	Current Reference Enable
		0: Disable current reference
		1: Enable current reference
14	SSEL	Step selection
		0: Low power, 1uA step
		1: High current, 8uA step
13	Reserved	Must be kept at reset value
12:8	CPT[4:0]	Current precision trim for output current offset
		0x00: -15%
		0x1F: +16%
7	SCMOD	Sink current mode
		0: Source current mode
		1: Sink current mode
6	Reserved	Must be kept at reset value.
5:0	CSDT[5:0]	Current step data
		0x00: Default value.
		0x01: Step * 1
		0x3F: Step * 63



## 14. Analog-to-digital converter (ADC)

#### 14.1. Overview

A 12-bit successive approximation analog-to-digital converter module(ADC) is integrated on the MCU chip, which can sample analog signals from 16 external channels and 2 internal channels and the battery voltage (V<sub>BAT</sub>) channel. The 19 ADC sampling channels all support a variety of operation modes. After sampling and conversion, the conversion results can be stored in the corresponding data registers according to the least significant bit(LSB) alignment or the most significant(MSB) bit alignment. An on-chip hardware oversample scheme improves performances and reduces the computational burden of MCU. For motors, power supplies and other applications that have a higher demand for ADC, you can contact our sales staff for more ADC details.

#### 14.2. Characteristics

- High performance.
  - ADC sampling rsolution: 12-bit, 10-bit, 8-bit or 6-bit.
  - ADC sampling rate: 2.6 MSPs for 12-bit resolution, 3.0 MSPs for 10-bit resolution, faster sampling rate can be obtained by lowering the resolution.
  - Self-calibration time: 131 ADC clock periods.
  - Programmable sampling time.
  - Data storage mode: the most significant bit and the least significant bit.
  - DMA support.
- Analog input channels.
  - 16 external analog inputs.
  - 1 channel for internal temperature sensor (V<sub>SENSE</sub>).
  - 1 channel for internal reference voltage (VREFINT).
  - 1 channel for external battery power supply pin (V<sub>BAT</sub>).
- Start-of-conversion can be initiated.
  - By software.
  - By hardware triggers.
- Operation modes.
  - Converts a single channel or scans a sequence of channels.
  - Single operation mode converts selected inputs once per trigger.
  - Continuous operation mode converts selected inputs continuously.
  - Discontinuous operation mode.
  - SYNC mode(the device with two or more ADCs).
- Conversion result threshold monitor function: analog watchdog.
- Interrupt generation.
  - At the end of routine conversions.



- Analog watchdog event.
- Overflow event.
- Oversampler.
  - 16-bit data register.
  - Oversampling ratio adjustable from 2x to 256x.
  - Programmable data shift up to 8-bit.
- Module supply requirements: 2.6V to 3.6V, and typical power supply voltage is 3.3V.
- Channel input range: V<sub>REF-</sub> ≤V<sub>IN</sub> ≤V<sub>REF+</sub>.

## 14.3. Pins and internal signals

<u>Figure 14-1. ADC module block diagram</u> shows the ADC block diagram, <u>Table 14-1. ADC internal input signals</u> gives the ADC internal signals and <u>Table 14-2. ADC input pins</u> <u>definition</u> gives the ADC pin description.

Table 14-1. ADC internal input signals

Internal signal name	Description			
Vsense	Internal temperature sensor output voltage			
VREFINT	Internal voltage reference output voltage			

Table 14-2. ADC input pins definition

Name	Description				
V	Analog power supply equal to $V_{\text{DD}}$ and				
V <sub>DDA</sub>	2.6 V ≤ V <sub>DDA</sub> ≤ 3.6 V				
V <sub>SSA</sub>	Ground for analog power supply equal to V <sub>SS</sub>				
V <sub>RFF+</sub>	The positive reference voltage for the ADC,				
V REF+	2.4 V ≤V <sub>REF+</sub> ≤ V <sub>DDA</sub>				
VRFF-	The negative reference voltage for the				
V REF-	ADC,V <sub>REF-</sub> = V <sub>SSA</sub>				
ADCx_IN[15:0]	Up to 16 external channels				
VBAT	External battery voltage				

Note:  $V_{DDA}$  and  $V_{SSA}$  have to be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.



#### 14.4. Function overview

EXTI\_11 TIMERO\_CH2 TIMERO\_CHO Trig select EOC Routine sequence ADC Interrupt Interrupt **RVOF** Channel Management generato watchdog Analog event watchdog ADC\_IN0 ADC\_IN1 GPIO selector Routine data registers ADC\_IN15 Over SAR ADO (16 bits) Channel В VSENSE U VREFINT S VBAT TOVS CLB OVS S[3:0] self calibration VRFFP DRES[1:0] OVSR[2:0] VREFN 12, 10, 8, 6 bits OVSEN Vdda

Figure 14-1. ADC module block diagram

#### 14.4.1. Foreground calibration function

Vssa

During the foreground calibration procedure, the ADC calculates a calibration factor which is internally applied to the ADC until the next ADC power-off. The application must not use the ADC during calibration and must wait until it is completed. Calibration should be performed before starting A/D conversion. The calibration is initiated by setting bit CLB=1. CLB bit stays at 1 during all the calibration sequence. It is then cleared by hardware as soon as the calibration is completed.

When the ADC operating conditions change (such as supply power voltage VDDA, positive reference voltage VREFP, temperature and so on), it is recommended to re-run a calibration cycle.

The internal analog calibration can be reset by setting the RSTCLB bit in ADC\_CTL1 register.

Calibration software procedure:

- Ensure that ADCON=1
- 2. delay 14 CK\_ADC to wait for ADC stability



- 3. Set RSTCLB (optional)
- 4. Set CLB=1
- 5. Wait until CLB=0

#### 14.4.2. ADC clock

The CK\_ADC clock is synchronous with the AHB and APB2 clock and provided by the clock controller. The maximum frequency is 40MHz. ADC clock can be divided and configured by RCU controller.

#### 14.4.3. ADCON enable

The ADCON bit on the ADC\_CTL1 register is the enable switch of the ADC module. The ADC module will keep in reset state if this bit is 0. For power saving, when this bit is reset, the analog submodule will be put into powerdown mode. After ADC is enabled, you need delay tsu time for sampling, the value of tsu please refer to the device datasheet.

#### 14.4.4. Routine sequence

The channel management circuit can organize the sampling conversion channels into a sequence: routine sequence. The routine sequence supports up to 16 channels, and each channel is called routine channel.

The RL[3:0] bits in the ADC\_RSQ0 register specify the total conversion sequence length. The ADC\_RSQ0~ADC\_RSQ2 registers specify the selected channels of the routine sequence.


**Note:** Although the ADC supports 19 multiplexed channels, the maximum length of the sequence is only 16.

#### 14.4.5. Operation modes

#### Single operation mode

In the single operation mode, the ADC performs conversion on the channel specified in the RSQ0[4:0] bits of ADC\_RSQ2 at a routine trigger. When the ADCON has been set high, the ADC samples and converts a single channel, once the corresponding software trigger or external trigger is active.

Figure 14-2. Single operation mode



After conversion of a single routine channel, the conversion data will be stored in the



ADC\_RDATA register, the EOC will be set. An interrupt will be generated if the EOCIE bit is set.


Software procedure for single operation mode of a routine channel:

- Make sure the DISRC, SM in the ADC\_CTL0 register and CTN bit in the ADC\_CTL1 register are reset
- 2. Configure RSQ0 with the analog channel number
- 3. Configure ADC\_SAMPTx register
- 4. Configure ETMRC and ETSRC bits in the ADC\_CTL1 register if in need
- 5. Set the SWRCST bit, or generate an external trigger for the routine sequence
- 6. Wait the EOC flag to be set
- 7. Read the converted data in the ADC\_RDATA register
- 8. Clear the EOC flag by writing 0 to it

#### Continuous operation mode

The continuous operation mode will be enabled when CTN bit in the ADC\_CTL1 register is set. In this mode, the ADC performs conversion on the channel specified in the RSQ0[4:0]. When the ADCON has been set high, the ADC samples and converts specified channel, once the corresponding software trigger or external trigger is active. The conversion data will be stored in the ADC\_RDATA register.

Figure 14-3. Continuous operation mode



Software procedure for continuous operation on a routine channel:

- Set the CTN bit in the ADC\_CTL1 register
- 2. Configure RSQ0 with the analog channel number
- 3. Configure ADC\_SAMPTx register
- 4. Configure ETMRC and ETSRC bits in the ADC CTL1 register if in need
- 5. Set the SWRCST bit, or generate an external trigger for the routine sequence
- 6. Wait the EOC flag to be set
- 7. Read the converted data in the ADC\_RDATA register
- 8. Clear the EOC flag by writing 0 to it
- 9. Repeat steps 6~8 as soon as the conversion is in need

To get rid of checking, DMA can be used to transfer the converted data:

- Set the CTN and DMA bit in the ADC\_CTL1 register
- 2. Configure RSQ0 with the analog channel number
- 3. Configure ADC\_SAMPTx register
- 4. Configure ETMRC and ETSRC bits in the ADC\_CTL1 register if in need




- Prepare the <u>Direct memory access controller (DMA)</u> module to transfer data from the ADC RDATA.
- Set the SWRCST bit, or generate an external trigger for the routine sequence

#### Scan operation mode

The scan operation mode will be enabled when SM bit in the ADC\_CTL0 register is set. In this mode, the ADC performs conversion on all channels with a specific routine sequence specified in the ADC\_RSQ0~ADC\_RSQ2 registers. When the ADCON has been set high, the ADC samples and converts specified channels one by one in the routine sequence till the end of the sequence, once the corresponding software trigger or external trigger is active. The conversion data will be stored in the ADC\_RDATA register. After conversion of the routine sequence, the EOC will be set. An interrupt will be generated if the EOCIE bit is set. The DMA bit in ADC\_CTL1 register must be set when the routine sequence works in scan mode.

After conversion of a routine sequence, the conversion can be restarted automatically if the CTN bit in the ADC\_CTL1 register is set.


Figure 14-4. Scan operation mode, continuous disable



Software procedure for scan operation mode on a routine sequence:

- Set the SM bit in the ADC\_CTL0 register and the DMA bit in the ADC\_CTL1 register
- 2. Configure ADC\_RSQx and ADC\_SAMPTx registers
- 3. Configure ETMRC and ETSRC bits in the ADC\_CTL1 register if in need
- Prepare the <u>Direct memory access controller (DMA)</u> module to transfer data from the ADC RDATA.
- 5. Set the SWRCST bit, or generate an external trigger for the routine sequence
- 6. Wait the EOC flag to be set
- Clear the EOC flag by writing 0 to it

Figure 14-5. Scan operation mode, continuous enable




#### Discontinuous operation mode

The discontinuous operation mode will be enabled when DISRC bit in the ADC\_CTL0 register



is set. In this mode, the ADC performs a short sequence of n conversions (n does not exceed 8) which is a part of the conversions selected in the ADC\_RSQ0~ADC\_RSQ2 registers. The value of n is configured by the DISNUM[2:0] bits in the ADC\_CTL0 register. When the corresponding software trigger or external trigger is active, the ADC samples and converts the next n channels configured in the ADC\_RSQ0~ADC\_RSQ2 registers until all the channels of routine sequence are done. The EOC will be set after every circle of the routine sequence. An interrupt will be generated if the EOCIE bit is set.

Figure 14-6. Discontinuous operation mode



Software procedure for discontinuous operation mode on a routine sequence:

- 1. Set the DISRC bit in the ADC\_CTL0 register and the DMA bit in the ADC\_CTL1 register
- 2. Configure DISNUM[2:0] bits in the ADC\_CTL0 register
- Configure ADC\_RSQx and ADC\_SAMPTx registers
- 4. Configure ETMRC and ETSRC bits in the ADC\_CTL1 register if in need
- Prepare the <u>Direct memory access controller (DMA)</u> module to transfer data from the ADC\_RDATA (refer to the spec of the DMA module).
- 6. Set the SWRCST bit, or generate an external trigger for the routine sequence
- 7. Repeat step6 if in need.
- 8. Wait the EOC flag to be set
- 9. Clear the EOC flag by writing 0 to it

#### 14.4.6. Conversion result threshold monitor function

The analog watchdog is enabled when the RWDEN bit in the ADC\_CTL0 register is set for routine sequence. This function is used to monitor whether the conversion result exceeds the set thresholds, and the WDE bit in ADC\_STAT register will be set. An interrupt will be generated if the WDEIE bit is set. The ADC\_WDHT and ADC\_WDLT registers are used to specify the high and low threshold. The comparison is done before the alignment, so the threshold value is independent of the alignment, which is specified by the DAL bit in the ADC\_CTL1 register. One or more channels, which are select by the RWDEN, WDSC and WDCHSEL[4:0] bits in ADC\_CTL0 register, can be monitored by the analog watchdog.

#### 14.4.7. Data storage mode

The alignment of data stored after conversion can be specified by DAL bit in the ADC\_CTL1 register.



Figure 14-7. Data storage mode of 12-bit resolution




Figure 14-8. Data storage mode of 10-bit resolution






Figure 14-9. Data storage mode of 8-bit resolution



6-bit resolution data storage mode is different from 12-bit/10-bit/8-bit resolution data storage mode, shown as *Figure 14-10. Data storage mode of 8-bit resolution*.

Figure 14-10. Data storage mode of 8-bit resolution



#### 14.4.8. Sample time configuration

The number of CK\_ADC cycles which is used to sample the input voltage can be specified by the SPTn[2:0] bits in the ADC\_SAMPT0 and ADC\_SAMPT1 registers. A different sample time can be specified for each channel. For 12-bits resolution, the total sampling and conversion time is "sampling time + 12" CK\_ADC cycles.

#### Example:

CK\_ADC = 40MHz and sample time is 3 cycles, the total conversion time is "3+12" CK\_ADC cycles, that means 0.375us.



#### 14.4.9. External trigger configuration

The conversion of routine sequence can be triggered by rising/falling edge of external trigger inputs. The ETMRC[1:0] bits in the ADC\_CTL1 register control the trigger modes of r routine sequence. The external trigger source of routine sequence is controlled by the ETSRC[3:0] bits in the ADC\_CTL1 register.

Table 14-3. External trigger modes

ETMRC[1:0]	Trigger mode				
00	External trigger disable				
01	Rising edge of external trigger enable				
10	Falling edge of external trigger enable				
11	Rising and falling edge of external trigger enable				

Table 14-4. External trigger source for ADC

ETSRC[3:0]	Trigger Source	Trigger Type
0000	TIMER0_CH0	
0001	TIMER0_CH1	
0010	TIMER0_CH2	
0011	TIMER1_CH1	
0100	TIMER1_CH2	
0101	TIMER1_CH3	
0110	TIMER1_TRGO	
0111	TIMER2_CH0	Handii ana to'ana an
1000	TIMER2_TRGO	Hardware trigger
1001	TIMER3_CH3	
1010	TIMER4_CH0	
1011	TIMER4_CH1	
1100	TIMER4_CH2	
1101	TIMER7_CH0	
1110	TIMER7_TRGO	
1111	EXTI_11	

The selection of the external triggers can be changed on the fly, while no trigger event occurs due to this change.

#### 14.4.10. **DMA** request

The DMA request, which is enabled by the DMA bit of ADC\_CTL1 register, is used to transfer data of routine sequence for conversion of more than one channel. The ADC generates a DMA request at the end of conversion of a routine channel. When this request is received, the DMA will transfer the converted data from the ADC\_RDATA register to the destination location which is specified by the user.



#### 14.4.11. Overflow detection

Overflow detection is enabled when DMA is enabled or EOCM bit in ADC\_CTL1 is set. An overflow event occurs when a routine conversion is done before the prior routine data has been read out. The ROVF bit of the ADC\_STAT is set. Overflow interrupt is generated if the ROVFIE bit in the ADC\_CTL0 is set.

It is recommended to reinitialize the DMA module to recover the ADC from ROVF state. To ensure the routine converted data are transferred correctly, the internal state machine is reset. The ADC conversion will be stalled until the ROVF bit is cleared.

Software procedure for recovering the ADC from ROVF state:

- 1. Clear DMA bit of ADC CTL1 to 0.
- 2. Clear ADON bit of ADC\_CTL1 to 0.
- 3. Clear CHEN bit of DMA CHxCTL to 0 with reinit DMA module.
- 4. Clear ROVF bit of ADC\_STAT to 0.
- 5. Set CHEN bit of DMA\_CHxCTL to 1.
- 6. Set DMA bit of ADC CTL1 to 1.
- 7. Set ADCON bit of ADC\_CTL1 to 1.
- 8. Wait tsu
- 9. Start conversion with software or trigger.

#### 14.4.12. ADC internal channels

When the TSVREN bit of ADC\_SYNCCTL register is set, the temperature sensor channel (ADC0\_IN16) and  $V_{REFINT}$  channel (ADC0\_IN17) is enabled. The temperature sensor can be used to measure the ambient temperature of the device. The sensor output voltage can be converted into a digital value by ADC. The sampling time for the temperature sensor is recommended to be set to at least  $t_{s\_temp} \, \mu s$  (please refer to the datasheet). When this sensor is not in use, it can be put in power down mode by resetting the TSVREN bit.

The output voltage of the temperature sensor changes linearly with temperature. Because there is an offset, which is up to 45 °C and varies from chip to chip due to the chip production process variation, the internal temperature sensor is more appropriate to detect temperature variations instead of absolute temperature. When it is used to detect accurate temperature, an external temperature sensor part should be used to calibrate the offset error.

The internal voltage reference (V<sub>REFINT</sub>) provides a stable (bandgap) voltage output for the ADC and Comparators. V<sub>REFINT</sub> is internally connected to the ADC0\_IN17 input channel.

To use the temperature sensor:

- 1. Configure the conversion sequence (ADC0\_IN16) and the sampling time ( $t_{s\_temp} \mu s$ ) for the channel.
- 2. Enable the temperature sensor by setting the TSVREN bit in the ADC control register 1 (ADC CTL1).
- 3. Start the ADC conversion by setting the ADCON bit or by the triggers.



4. Read the internal temperature sensor output voltage( $V_{temperature}$ ), and get the temperature with the following equation:

Temperature (°C) = 
$$\{(V_{25} - V_{temperature}) / Avg_Slope\} + 25.$$

 $V_{25}$ : internal temperature sensor output voltage at 25°C, the typical value please refer to the datasheet.

Avg\_Slope: average slope for curve between temperature vs. internal temperature sensor output voltage, the typical value please refer to the datasheet.

#### 14.4.13. Battery voltage monitoring

The  $V_{BAT}$  channel can be used to measure the backup battery voltage on the  $V_{BAT}$  pin. When the VBATEN bit of ADC\_SYNCCTL register is set,  $V_{BAT}$  channel (ADC\_IN18) is enabled and a bridge divider by 4 integrated on the  $V_{BAT}$  pin is also enabled automatically with it. As  $V_{BAT}$  may be higher than  $V_{DDA}$ , this bridge is used to ensure the ADC correct operation. And it connects  $V_{BAT}/4$  to the ADC\_IN18 input channel. So, the converted digital value is  $V_{BAT}/4$ . In order to prevent unnecessary battery energy consumption, it is recommended that the bridge will be enabled only when it is required.

#### 14.4.14. Programmable resolution (DRES)

The resolution is configured by programming the DRES[1:0] bits in the ADC\_CTL0 register. For applications that do not require high data accuracy, lower resolution allows faster conversion time. The DRES[1:0] bits must only be changed when the ADCON bit is reset. The result of the conversion is always 12 bits wide and any unused LSB bits are read as zeroes. Lower resolution reduces the conversion time needed for the successive approximation steps as shown in *Table 14-5. tCONV timings depending on resolution*.

Table 14-5. t<sub>CONV</sub> timings depending on resolution

DRES[1:0] bits	tconv (ADC clock cycles)	tconv(ns) at fadc=40MHz	t <sub>SMPL</sub> (min) (ADC clock cycles)	t <sub>ADC</sub> (ADC clock cycles)	t <sub>ADC</sub> (us) at f <sub>ADC</sub> =40MHz
12	12	300 ns	3	15	375 ns
10	10	250 ns	3	13	325 ns
8	8	200 ns	3	11	275 ns
6	6	150 ns	3	9	225 ns

#### 14.4.15. On-chip hardware oversampling

The on-chip hardware oversampling circuit performs data preprocessing to offload the CPU. It can handle multiple conversions and average them into a single data with increased data width, up to 16-bit. It provides a result with the following form, where N and M can be adjusted, and Dout(n) is the n-th output digital signal of the ADC:




Result=
$$\frac{1}{M} \times \sum_{n=0}^{N-1} D_{out}(n)$$
 (14-1)

The on-chip hardware oversampling circuit performs the following functions: summing and bit right shifting. The oversampling ratio N is defined by the OVSR[2:0] bits in the ADC\_OVSAMPCTL register. It can range from 2x to 256x. The division coefficient M means bit right shifting up to 8-bit. It is configured through the OVSS[3:0] bits in the ADC\_OVSAMPCTL register.

Summation units can produce up to 20 bits (256 x 12-bit), which is first shifted right. The upper bits of the result are then truncated, keeping only the 16 least significant bits rounded to the nearest value using the least significant bits left apart by the shifting, before being finally transferred into the data register.

Figure 14-11. 20-bit to 16-bit result truncation




**Note:** If the intermediate result after the shifting exceeds 16 bits, the upper bits of the result are simply truncated.

Figure 14-11. 20-bit to 16-bit result truncation shows a numerical example of the



processing, from a raw 20-bit accumulated data to the final 16-bit result.

Figure 14-12. Numerical example with 5-bits shift and rounding



The <u>Table 14-6. Maximum output results vs N and M Grayed values indicates</u>
<u>truncation</u> gives the data format for the various N and M combination, for a raw conversion data equal to 0xFFF.

Table 14-6. Maximum output results vs N and M Grayed values indicates truncation

Oversa	Max		1-bit shift	2-bit shift	3-bit shift	4-bit shift	5-bit shift	6-bit shift	7-bit shift	8-bit shift
mpling ratio	Raw data	0000	OVSS=		OVSS=	OVSS=		OVSS=	OVSS=	OVSS=
			0001	0010	0011	0100	0101	0110	0111	1000
2x	0x1FFE	0x1FFE	0x0FFF	0x07FF	0x03FF	0x01FF	0x00FF	0x007F	0x003F	0x001F
4x	0x3FFC	0x3FFC	0x1FFE	0x0FFF	0x07FF	0x03FF	0x01FF	0x00FF	0x007F	0x003F
8x	0x7FF8	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x07FF	0x03FF	0x01FF	0x00FF	0x007F
16x	0xFFF0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x07FF	0x03FF	0x01FF	0x00FF
32x	0x1FFE0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x07FF	0x03FF	0x01FF
64x	0x3FFC0	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x07FF	0x03FF
128x	0x7FF80	0xFF80	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF	0x07FF
256x	0xFFF00	0xFF00	0xFF80	0xFFC0	0xFFE0	0xFFF0	0x7FF8	0x3FFC	0x1FFE	0x0FFF

The conversion timings in oversampled mode do not change compared to standard conversion mode: the sampling time remains equal throughout the oversampling sequence. New data is supplied every N conversions, and the equivalent delay is equal to:

$$N \times t_{ADC} = N \times (t_{SMPL} + t_{CONV})$$
 (14-2)

## 14.5. ADC sync mode

In devices with more than one ADC, the ADC sync mode can be used. In ADC sync mode, the conversion starts alternately or simultaneously triggered by ADC0/ADC1/ADC2, according to the sync mode configurated by the SYNCM[4:0] bits in ADC\_SYNCCTL register.

In ADC sync mode, when the conversion is configured to be triggered by an external event, the external trigger must be disabled for ADC1 and ADC2. The converted data of routine



channel is stored in the ADC sync routine data register (ADC\_SYNCDATA).

The following modes can be configured in <u>Table 14-7. ADC sync mode table</u>.


Table 14-7. ADC sync mode table

SYNCM[4: 0]	mode		
00000	Free mode		
00110	ADC0 and ADC1 work in routine parallel mode		
00111	ADC0 and ADC1 work in routine follow-up mode		
10110	All ADCs work in routine parallel mode		
10111	All ADCs work in follow-up mode		

When the ADCs are in a sync mode other than free mode, they shold be configured to free mode before being configured to another sync mode.

The ADC sync scheme is shown in Figure 14-13. ADC sync block diagram.

Figure 14-13. ADC sync block diagram





#### 14.5.1. Free mode


In this mode, each ADC works independently and does not interfere with each other.

### 14.5.2. Routine parallel mode

The routine parallel mode is enabled by setting the SYNCM[4:0] bits in the ADC\_SYNCCTL register to 5b'00110 or 5b'10110. In the routine parallel mode, all of the ADCs convert the routine sequence parallelly at the selected external trigger of ADC0. The triggers is selected by configuring the ETSRC[3:0] bits in the ADC\_CTL1 register of ADC0.

EOC interrupts (if enabled on the ADC interfaces) are generated at the end of conversion events according to the EOCM bit in the ADC\_CTL1 register. The behavior of routine parallel mode is shown in the <u>Figure 14-14. Routine parallel mode on 16 channels</u>.

Figure 14-14. Routine parallel mode on 16 channels



#### Note:

- Do not convert the same channel on two ADCs at a given time (no overlapping sampling times for the ADCs when converting the same channel).
- 2. Make sure to trigger the ADCs when none of them is converting (do not trigger ADC0 when some of the conversions are not finished).
- 3. ADC2 works freely if SYNCM=00110.

### 14.5.3. Routine follow-up mode


The routine follow-up mode is enabled by setting the SYNCM[4:0] bits in the ADC\_SYNCCTL register to 5'b00111 or 5'b10111. In the follow-up mode, ADC0 converts the routine sequence at the selected external trigger. The triggers are selected by configuring the ETSRC[3:0] bits in the ADC\_CTL1 register of ADC0. After a delay time, ADC1 converts the routine sequence. After another delay time, ADC2 converts the routine sequence. The routine sequence in above descriptions only includes one routine channel.

The delay time between two consecutive sample phase is configured by the SYNCDLY[3:0] bits in the ADC\_SYNCCTL register. To prevent more than one ADCs from sampling the same channel at a given time, if the delay time configured by the SYNCDLY bits is shorter than the sample time, the delay time of (sample time + 2) CK\_ADC cycles will be used.



If the CNT bit in ADC\_CTL1 register is set, the selected routine channels are continuously converted. EOC interrupts (if enabled on the ADC interfaces) are generated at the end of conversion events according to the EOCM bit in the ADC\_CTL1 register. The behavior of routine follow-up mode is shown in the <u>Figure 14-15. Routine follow-up mode on 1 channel in continuous operation mode</u>.

Figure 14-15. Routine follow-up mode on 1 channel in continuous operation mode



#### Note:

- Make sure to trigger the ADCs when none of them is converting (do not trigger ADC0 when some of the conversions are not finished).
- ADC2 works freely if SYNCM=00111.

### 14.5.4. Use DMA in ADC sync mode

In ADC sync mode, the converted data of routine channel are stored in the ADC sync routine data register (ADC\_SYNCDATA). DMA can be used to transfer data from ADC\_SYNCDATA register. There are two DMA work modes, which can work well with the various ADC sync modes.

#### ADC sync DMA mode 0

In ADC sync DMA mode 0, the bitwidth of DMA transfer is 16. One DMA request transfers one data, which is selected from the routine data of the ADCs in turn. For every request, the source address of the DMA channel should be fixed to the ADC\_SYNCDATA register, while the content of the ADC\_SYNCDATA changes to the data that is to be transferred. When ADC0 and ADC1 work in SYNC mode, the transfer sequence is ADC0\_RDATA[15:0] -> ADC1\_RDATA[15:0] -> ADC1\_RDATA[15:0]. When all of the three ADCs work in SYNC mode, the transfer sequence is ADC0\_RDATA[15:0] -> ADC1\_RDATA[15:0] -> ADC1\_RDATA[15:0] -> ADC1\_RDATA[15:0] -> ADC1\_RDATA[15:0].

The ADC Sync DMA mode 0 is properly for:

- ADC0 and ADC1 work in routine parallel mode (SYNCM=5b'00110)
- All ADCs work in routine parallel mode (SYNCM=5b'10110)



#### ADC sync DMA mode 1

In ADC sync DMA mode 1, the bitwidth of DMA transfer is 32. One DMA request transfers two data, which are selected from the routine data of the ADCs in turn. For every request, the source address of the DMA channel should be fixed to the ADC\_SYNCDATA register, while the content of the ADC\_SYNCDATA changes to the data that is to be transferred. When ADC0 and ADC1 works in SYNC mode, the transfer data are always {ADC1\_RDATA[15:0], ADC0\_RDATA[15:0]}. When all of the three ADCs work in SYNC mode, the transfer sequence is {ADC1\_RDATA[15:0], ADC0\_RDATA[15:0]} -> {ADC0\_RDATA[15:0], ADC2\_RDATA[15:0]}. -> {ADC1\_RDATA[15:0], ADC0\_RDATA[15:0]}.

The ADC Sync DMA mode 1 is properly for:

- ADC0 and ADC1 work in routine parallel mode (SYNCM=5b'00110)
- ADC0 and ADC1 work in routine follow-up mode (SYNCM=5b'00111)
- All ADCs work in routine follow-up mode (SYNCM=5b'10111)

### 14.6. ADC interrupts

The interrupt can be produced on one of the events:

- End of conversion for routine channel or sequence.
- The analog watchdog event.
- Overflow event.

The interrupts of ADC0, ADC1 and ADC2 are mapped into the same interrupt vector ISR[18].



# 14.7. Register definition

ADC0 base address: 0x4001 2000

ADC1 base address: 0x4001 2100

ADC2 base address: 0x4001 2200

## 14.7.1. Status register (ADC\_STAT)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Rese	erved					ROVF	STRC	Rese	erved	EOC	WDE
										rc w0	rc w0			rc w0	rc w0

Fields	Descriptions
	Must be kept at reset value.
Reserved	Must be kept at leset value.
ROVF	Routine data register overflow
	0: Routine data register not overflow
	1: Routine data register overflow
	This bit is set by hardware when the routine data registers are overflow, in single
	mode or multi mode. This flag is only set when DMA is enabled or end of
	conversion mode is set to 1(EOCM=1). The recent routine data is lost when this
	bit is set.
	Cleared by software writing 0 to it.
STRC	Start flag of routine sequence conversion
	0: Conversion is not started
	1: Conversion is started
	Set by hardware when routine sequence conversion starts. Cleared by software
	writing 0 to it.
Reserved	Must be kept at reset value.
EOC	End flag of routine sequence conversion
	0: No end of routine sequence conversion
	1: End ofroutine sequence conversion
	Set by hardware at the end of a routine sequence conversion.
	Cleared by software writing 0 to it or by reading the ADC_RDATA register.
	STRC



0 WDE Analog watchdog event flag

0: No analog watchdog event


1: Analog watchdog event

Set by hardware when the converted voltage crosses the values programmed in the ADC\_WDLT and ADC\_WDHT registers. Cleared by software writing 0 to it.

## 14.7.2. Control register 0 (ADC\_CTL0)

Address offset: 0x04

Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value.
26	ROVFIE	Interrupt enable for ROVF
		0: ROVF interrupt disable
		1: ROVF interrupt enable
25:24	DRES[1:0]	ADC data resolution
		00: 12bit;
		01: 10bit;
		10: 8bit;
		11: 6bit
23	RWDEN	Routine channel analog watchdog enable
		0: Analog watchdog disable
		1: Analog watchdog enable
22:16	Reserved	Must be kept at reset value.
15:13	DISNUM[2:0]	Number of conversions in discontinuous mode
		The number of channels to be converted after a trigger will be DISNUM+1 in
		routine sequence.
12	Reserved	Must be kept at reset value.
11	DISRC	Discontinuous mode on routine sequence
		0: Discontinuous operation mode disable



1: Discontinuous operation mode enable  10 Reserved Must be kept at reset value.  9 WDSC When in scan mode, analog watchdog is effective on a single channel O: All channels have analog watchdog function 1: A single channel has analog watchdog function 8 SM Scan mode 0: Scan operation mode disable 1: Scan operation mode enable  7 Reserved Must be kept at reset value.  6 WDEIE Interrupt enable for WDE 0: Interrupt enable 1: Interrupt enable 5 EOCIE Interrupt disable 1: Interrupt enable 1: Interrupt enable 4:0 WDCHSEL[4:0] Analog watchdog channel select 00000: ADC channel 00001: ADC channel 10000: ADC channel 10010: ADC channel 4 0010: ADC channel 5 00110: ADC channel 6 00111: ADC channel 8 01001: ADC channel 9 01010: ADC channel 9 01010: ADC channel 10 01011: ADC channel 11 01100: ADC channel 12 01101: ADC channel 13 01110: ADC channel 14 01111: ADC channel 14 01111: ADC channel 14 01111: ADC channel 15 10000: ADC channel 16 10001: ADC channel 17 10000: ADC channel 17 10000: ADC channel 18 01thr ADC channel 17 10000: ADC channel 17 10000: ADC channel 18 0ther values are reserved.	-		0202, 1100 000. Mai
WDSC   When in scan mode, analog watchdog is effective on a single channel 0: All channels have analog watchdog function 1: A single channel has analog watchdog function 2: As a single channel has analog watchdog function 3: A single channel has analog watchdog function 3: Can mode 3: Can mo			1: Discontinuous operation mode enable
0: All channels have analog watchdog function   1: A single channel has analog watchdog function   8	10	Reserved	Must be kept at reset value.
0: Scan operation mode disable 1: Scan operation mode enable  7 Reserved Must be kept at reset value.  6 WDEIE Interrupt enable for WDE 0: Interrupt disable 1: Interrupt enable  5 EOCIE Interrupt disable 1: Interrupt enable for EOC 0: Interrupt disable 1: Interrupt enable  4:0 WDCHSEL[4:0] Analog watchdog channel select 00000: ADC channel0 00001: ADC channel1 00010: ADC channel2 00011: ADC channel 3 00100: ADC channel 4 00101: ADC channel 5 00110: ADC channel 6 00111: ADC channel 7 01000: ADC channel 8 01001: ADC channel 9 01010: ADC channel 10 01011: ADC channel 11 01100: ADC channel 12 01101: ADC channel 13 01110: ADC channel 14 01111: ADC channel 14 01111: ADC channel 14 01111: ADC channel 15 10000: ADC channel 16 10001: ADC channel 17 10010: ADC channel 17 10010: ADC channel 16	9	WDSC	0: All channels have analog watchdog function
Interrupt enable for WDE	8	SM	0: Scan operation mode disable
0: Interrupt disable 1: Interrupt enable 5 EOCIE Interrupt enable for EOC 0: Interrupt disable 1: Interrupt enable 4:0 WDCHSEL[4:0] Analog watchdog channel select 00000: ADC channel0 00001: ADC channel1 00010: ADC channel2 00011: ADC channel 3 00100: ADC channel 4 00101: ADC channel 5 00110: ADC channel 6 00111: ADC channel 7 01000: ADC channel 8 01001: ADC channel 8 01001: ADC channel 10 0101: ADC channel 11 0110: ADC channel 11 0110: ADC channel 13 01110: ADC channel 14 01111: ADC channel 14 01111: ADC channel 15 10000: ADC channel 14 01111: ADC channel 15 10000: ADC channel 16 10001: ADC channel 17 10010: ADC channel 17	7	Reserved	Must be kept at reset value.
0: Interrupt disable 1: Interrupt enable 4:0 WDCHSEL[4:0] Analog watchdog channel select 00000: ADC channel0 00001: ADC channel1 00010: ADC channel2 00011: ADC channel 3 00100: ADC channel 4 00101: ADC channel 5 00110: ADC channel 6 00111: ADC channel 7 01000: ADC channel 8 01001: ADC channel 9 01010: ADC channel 10 01011: ADC channel 11 01100: ADC channel 12 01101: ADC channel 13 01110: ADC channel 14 01111: ADC channel 14 01111: ADC channel 15 10000: ADC channel15 10000: ADC channel16 10001: ADC channel17 10010: ADC channel17	6	WDEIE	0: Interrupt disable
00001: ADC channel0 00001: ADC channel1 00010: ADC channel2 00011: ADC channel 3 00100: ADC channel 4 00101: ADC channel 5 00110: ADC channel 6 00111: ADC channel 7 01000: ADC channel 8 01001: ADC channel 9 01010: ADC channel 10 01011: ADC channel 11 01100: ADC channel 11 01101: ADC channel 12 01101: ADC channel 13 01110: ADC channel 14 01111: ADC channel 15 10000: ADC channel16 10001: ADC channel17	5	EOCIE	0: Interrupt disable
Other values are reserved.	4:0	WDCHSEL[4:0]	00000: ADC channel0 00001: ADC channel1 00010: ADC channel2 00011: ADC channel 3 00100: ADC channel 4 00101: ADC channel 5 00110: ADC channel 6 00111: ADC channel 7 01000: ADC channel 8 01001: ADC channel 9 01010: ADC channel 10 01011: ADC channel 11 01100: ADC channel 12 01101: ADC channel 13 01110: ADC channel 14 01111: ADC channel 15 10000: ADC channel16 10001: ADC channel16 10001: ADC channel17
			Other values are reserved.

**Note:** ADC0 analog inputs Channel16, Channel17 and Channel 18 are internally connected to the temperature sensor, to  $V_{REFINT}$  and to  $V_{BAT}$  analog inputs. ADC1 analog inputs Channel16, Channel17 and Channel18 are internally connected to  $V_{SSA}$ . ADC2 analog inputs Channel16, Channel17 and Channel18 are internally



connected to V<sub>SSA</sub>.

# 14.7.3. Control register 1 (ADC\_CTL1)

Address offset: 0x08 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	SWRCST	ETMR	C[1:0]		ETSR	C[3:0]					Rese	erved			
	rw	n	W		n	N									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved			DAL	EOCM	DDM	DMA		Rese	rved		RSTCLB	CLB	CTN	ADCON
		•	•	rw	rw	rw	rw			•	•	rw	rw	rw	rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30	SWRCST	Software start on routine sequence.
		Setting 1 on this bit starts a conversion of a routine sequence. It is set by software
		and cleared by software or by hardware immediately after the conversion starts.
29:28	ETMRC[1:0]	External trigger mode for routine sequence
		00: External trigger for routine sequence disable
		01: Rising edge of external trigger for routine sequence enable
		01: Falling edge of external trigger for routine sequence enable
		11: Rising and falling edge of external trigger for routine sequence enable
27:24	ETSRC[3:0]	External trigger select for routine sequence
		0000: Timer 0 CH0
		0001: Timer 0 CH1
		0010: Timer 0 CH2
		0011: Timer 1 CH1
		0100: Timer 1 CH2
		0101: Timer 1 CH3
		0110: Timer 1 TRGO
		0111: Timer 2 CH0
		1000: Timer 2 TRGO
		1001: Timer 3 CH3
		1010: Timer 4 CH0
		1011: Timer 4 CH1
		1100: Timer 4 CH2
		1101: Timer 7 CH0
		1110: Timer 7 TRGO
		1111: EXTI line 11

# GD32A490 User Manual

23:12	Reserved	Must be kept at reset value.
11	DAL	Data alignment 0: LSB alignment 1: MSB alignment
10	EOCM	End of conversion mode  0: Only at the end of a sequence of routine conversions, the EOC bit is set.  Overflow detection is disabled unless DMA=1.  1: At the end of each routine conversion, the EOC bit is set. Overflow is detected automatically
9	DDM	DMA disable mode  This bit configure the DMA disable mode for single ADC mode  0: The DMA engine is disabled after the end of transfer signal from DMA controller is detected.  1: When DMA=1, the DMA engine issues a request at end of each routine conversion.
8	DMA	DMA request enable. 0: DMA request disable 1: DMA request enable
7:4	Reserved	Must be kept at reset value
3	RSTCLB	Reset calibration This bit is set by software and cleared by hardware after the calibration registers are initialized.  0: Calibration register initialize done.  1: Initialize calibration register start
2	CLB	ADC calibration  0: Calibration done  1: Calibration start
1	CTN	Continuous mode  0: Continuous operation mode disable  1: Continuous operation mode enable
0	ADCON	ADC ON. The ADC will be wake up when this bit is changed from low to high and take a stabilization time. For power saving, when this bit is reset, the analog submodule will be put into powerdown mode.  0: ADC disable and power down  1: ADC enable

# 14.7.4. Sample time register 0 (ADC\_SAMPT0)

Address offset: 0x0C



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved				SPT18[2:0]			SPT17[2:0]			SPT16[2:0]		SPT1	5[2:1]
						rw			rw			rw		n	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPT15[0]		SPT14[2:0]			SPT13[2:0]			SPT12[2:0]			SPT11[2:0]		SPT10[2:0]		
rw		rw			rw			rw			rw			rw	

Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value
26:24	SPT18[2:0]	refer to SPT10[2:0] description
23:21	SPT17[2:0]	refer to SPT10[2:0] description
20:18	SPT16[2:0]	refer to SPT10[2:0] description
17:15	SPT15[2:0]	refer to SPT10[2:0] description
14:12	SPT14[2:0]	refer to SPT10[2:0] description
11:9	SPT13[2:0]	refer to SPT10[2:0] description
8:6	SPT12[2:0]	refer to SPT10[2:0] description
5:3	SPT11[2:0]	refer to SPT10[2:0] description
2:0	SPT10[2:0]	Channel sample time
		000: channel sampling time is 3 cycles
		001: channel sampling time is 15 cycles
		010: channel sampling time is 28 cycles
		011: channel sampling time is 56 cycles
		100: channel sampling time is 84 cycles
		101: channel sampling time is 112 cycles
		110: channel sampling time is 144 cycles
		111: channel sampling time is 480 cycles

# 14.7.5. Sample time register 1 (ADC\_SAMPT1)

Address offset: 0x10 Reset value: 0x0000 0000

 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reser	ved		SPT9[2:0]			SPT8[2:0]			SPT7[2:0]			SPT6[2:0]		SPT	5[2:1]
		rw			rw			rw			rw			r	N
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



## GD32A490 User Manual

SPT5[0]	SPT4[2:0]	SPT3[2:0]	SPT2[2:0]	SPT1[2:0]	SPT0[2:0]


Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29:27	SPT9[2:0]	refer to SPT0[2:0] description
26:24	SPT8[2:0]	refer to SPT0[2:0] description
23:21	SPT7[2:0]	refer to SPT0[2:0] description
20:18	SPT6[2:0]	refer to SPT0[2:0] description
17:15	SPT5[2:0]	refer to SPT0[2:0] description
14:12	SPT4[2:0]	refer to SPT0[2:0] description
11:9	SPT3[2:0]	refer to SPT0[2:0] description
8:6	SPT2[2:0]	refer to SPT0[2:0] description
5:3	SPT1[2:0]	refer to SPT0[2:0] description
2:0	SPT0[2:0]	Channel sample time
		000: channel sampling time is 3 cycles
		001: channel sampling time is 15 cycles
		010: channel sampling time is 28 cycles
		011: channel sampling time is 56 cycles
		100: channel sampling time is 84 cycles
		101: channel sampling time is 112 cycles
		110: channel sampling time is 144 cycles
		111: channel sampling time is 480 cycles

## 14.7.6. Watchdog high threshold register (ADC\_WDHT)

Address offset: 0x24

Reset value: 0x0000 0FFF

This register has to be accessed by word (32-bit).



Bits Fields Descriptions



31:12	Reserved	Must be kept at reset value.
11:0	WDHT[11:0]	High threshold for analog watchdog
		These bits define the high threshold for the analog watchdog.

## 14.7.7. Watchdog low threshold register (ADC\_WDLT)

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Reserv	ed							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserve	ed							WDLT[1	1:0]					

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	WDLT[11:0]	Low threshold for analog watchdog
		These bits define the low threshold for the analog watchdog.

## 14.7.8. Routine sequence register 0 (ADC\_RSQ0)

Address offset: 0x2C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			Rese	erved					RL[	[3:0]	RSQ15[4:1]					
									n	w			r	w		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSQ15[0]			RSQ14[4:0]			RSQ13[4:0]					RSQ12[4:0]					
rw	w rw						rw					rw				

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:20	RL[3:0]	Routine sequence length.  The total number of conversion in routine sequence equals to RL[3:0]+1.
19:15	RSQ15[4:0]	refer to RSQ0[4:0] description
14:10	RSQ14[4:0]	refer to RSQ0[4:0] description



9:5	RSQ13[4:0]	refer to RSQ0[4:0] description
4:0	RSQ12[4:0]	refer to RSQ0[4:0] description

## 14.7.9. Routine sequence register 1 (ADC\_RSQ1)

Address offset: 0x30

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Rese	rved			RSQ11[4:0]	]				RSQ10[4:0]	l		RSQ9[4:1]				
		rw							rw			rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RSQ9[0]	RSQ8[4:0]							RSQ7[4:0]			RSQ6[4:0]					
rw	rw						rw					rw				

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:25	RSQ11[4:0]	refer to RSQ0[4:0] description
24:20	RSQ10[4:0]	refer to RSQ0[4:0] description
19:15	RSQ9[4:0]	refer to RSQ0[4:0] description
14:10	RSQ8[4:0]	refer to RSQ0[4:0] description
9:5	RSQ7[4:0]	refer to RSQ0[4:0] description
4:0	RSQ6[4:0]	refer to RSQ0[4:0] description

## 14.7.10. Routine sequence register 2 (ADC\_RSQ2)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	rved			RSQ5[4:0]					RSQ4[4:0]			RSQ3[4:1]			
				rw					rw			rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSQ3[0]			RSQ2[4:0]				RSQ1[4:0]					RSQ0[4:0]			
rw	rw						rw					rw			

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.



GigaDevice			GD32A490 User Manual
29:25	RSQ5[4:0]	refer to RSQ0[4:0] description	
24:20	RSQ4[4:0]	refer to RSQ0[4:0] description	
19:15	RSQ3[4:0]	refer to RSQ0[4:0] description	
14:10	RSQ2[4:0]	refer to RSQ0[4:0] description	
9:5	RSQ1[4:0]	refer to RSQ0[4:0] description	
4:0	RSQ0[4:0]	The channel number (018) is written conversion in the routine sequence.	to these bits to select a channel as the nth

## 14.7.11. Routine data register (ADC\_RDATA)

Address offset: 0x4C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RDATA	A[15:0]							

Bits Fields Descriptions

31:16 Reserved Must be kept at reset value.

15:0 RDATA[15:0] Routine channel data
These bits contain routine channel conversion value, which is read only.

## 14.7.12. Oversample control register (ADC\_OVSAMPCTL)

Address offset: 0x80 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

						r)A/		-	M			DW.			r\A/
		Reserved				TOVS	OVSS[3:0]				OVSR[2:0]			Reserved	OVSEN
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bits Fields Descriptions



31:10	Pesoniod	Must be kent at reset value
31.10	Reserved	Must be kept at reset value.
9	TOVS	Triggered Oversampling
		This bit is set and cleared by software.
		0: All oversampled conversions for a channel are done consecutively after a trigger
		1: Each conversion needs a trigger for a oversampled channel and the number of
		triggers is determined by the oversampling ratio(OVSR[2:0]).
		<b>Note:</b> The software allows this bit to be written only when ADCON = 0 (this ensures
		that no conversion is in progress).
8:5	OVSS[3:0]	Oversampling shift
		This bit is set and cleared by software.
		0000: No shift
		0001: Shift 1-bit
		0010: Shift 2-bits
		0011: Shift 3-bits
		0100: Shift 4-bits
		0101: Shift 5-bits
		0110: Shift 6-bits
		0111: Shift 7-bits
		1000: Shift 8-bits
		Other codes reserved
		<b>Note:</b> The software allows this bit to be written only when ADCON = 0 (this ensures
		that no conversion is in progress).
4:2	OVSR[2:0]	Oversampling ratio
		This bit filed defines the number of oversampling ratio.
		000: 2x
		001: 4x
		010: 8x
		011: 16x
		100: 32x
		101: 64x
		110: 128x
		111: 256x
		<b>Note:</b> The software allows this bit to be written only when ADCON = 0 (this ensures
		that no conversion is in progress).
1	Reserved	Must be kept at reset value.
0	OVSEN	Oversampler Enable
		This bit is set and cleared by software.
		0: Oversampler disabled
		1: Oversampler enabled
		Note: The software allows this bit to be written only when ADCON = 0 (this ensures
		that no conversion is in progress).




## 14.7.13. Summary status register (ADC\_SSTAT)

Address offset: 0x300(for ADC0 base address)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

This register is read only and provides a summary of the three ADCs. This register is not available in ADC1 and ADC2.



Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21	ROVF2	This bit is the mirror image of the ROVF bit of ADC2
20	STRC2	This bit is the mirror image of the STRC bit of ADC2
19:18	Reserved	Must be kept at reset value.
17	EOC2	This bit is the mirror image of the EOC bit of ADC2
16	WDE2	This bit is the mirror image of the WDE bit of ADC2
15:14	Reserved	Must be kept at reset value.
13	ROVF1	This bit is the mirror image of the ROVF bit of ADC1
12	STRC1	This bit is the mirror image of the STRC bit of ADC1
11:10	Reserved	Must be kept at reset value.
9	EOC1	This bit is the mirror image of the EOC bit of ADC1
8	WDE1	This bit is the mirror image of the WDE bit of ADC1
7:6	Reserved	Must be kept at reset value.
5	ROVF0	This bit is the mirror image of the ROVF bit of ADC0
4	STRC0	This bit is the mirror image of the STRC bit of ADC0
3:2	Reserved	Must be kept at reset value.
1	EOC0	This bit is the mirror image of the EOC bit of ADC0
0	WDE0	This bit is the mirror image of the WDE bit of ADC0



# 14.7.14. Sync control register (ADC\_SYNCCTL)

Address offset: 0x304(for ADC0 base address)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit). This register is not available in ADC1 and ADC2.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	rved				TSVREN	VBATEN		Reserved			ADCCK[2:0]	
								rw	rw					rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYNCD	MA[1:0]	SYNCDD M	Reserved	SYNCDLY[3:0]			Reserved			SYNCM[4:0]					

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23	TSVREN	Channel 16 (temperature sensor) and 17 (internal reference voltage) enable of ADC0.
		0: Channel 16 and 17 of ADC0 disable
		1: Channel 16 and 17 of ADC0 enable
22	VBATEN	Channel 18 (1/4 voltage of external battery) enable of ADC0.
		0: Channel 18 of ADC0 disable
		1: Channel 18 of ADC0 enable
21:19	Reserved	Must be kept at reset value.
18:16	ADCCK[2:0]	ADC clock.
		These bits configure the ADC clock for all the ADCs.
		3'b000:PCLK2 div2;
		3'b001:PCLK2 div4;
		3'b010:PCLK2 div6;
		3'b011:PCLK2 div8;
		3'b100:HCLK div5;
		3'b101:HCLK div6;
		3'b110:HCLK div10;
		3'b111:HCLK div20.
15:14	SYNCDMA[1:0]	ADC sync DMA mode selection
		00: ADC sync DMA disabled
		01: ADC sync DMA mode 0
		10: ADC sync DMA mode 1
		11: reserved
13	SYNCDDM	ADC sync DMA disable mode

## GD32A490 User Manual

digubevice		GD32A490 OSEI Walidal
		This bit configures the DMA disable mode for ADC sync mode
		0: The DMA engine is disabled after the end of transfer signal from DMA controller
		is detected.
		1: When SYNCDMA is not equal to 2'b00, the DMA engine issues requests
		according to the SYNCDMA bits.
12	Reserved	Must be kept at reset value.
11:8	SYNCDLY[3:0]	ADC sync delay
		These bits are used to configure the delay between 2 sampling phases in ADC sync
		modes to (5+SYNCDLY) ADC clock cycles.
7:5	Reserved	Must be kept at reset value.
4:0	SYNCM[4:0]	ADC sync mode
		When ADC sync mode is enabled these bits should be set to 00000 firstly before
		change to another value.
		5'b00000: ADC sync mode disabled. All the ADCs work independently.
		5'b00110: ADC0 and ADC1 work in routine parallel mode. ADC2 works
		independently.
		5'b00111: ADC0 and ADC1 work in routine follow-up mode. ADC2 works
		independently.
		5'b10110: All ADCs work in routine parallel mode
		5'b10111: All ADCs work in routine follow-up mode
		All other values are reserved.

## 14.7.15. Sync routine data register (ADC\_SYNCDATA)

Address offset: 0x308(for ADC0 base address)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

This register is not available in ADC1 and ADC2.

SYNCDATA1[15:0]	
r	
15 14 13 12 11 10 9 8 7 6 5 4 3 2	0
SYNCDATA0[15:0]	

Bits	Fields	Descriptions
31:16	SYNCDATA1[15:0]	Routine data2 in ADC sync mode
15:0	SYNCDATA0[15:0]	Routine data1 in ADC sync mode



# 15. Digital-to-analog converter (DAC)

### 15.1. Overview

The Digital-to-analog converter converts 12-bit digital data to a voltage on the external pins. The digital data can be configured in 8-bit or 12-bit mode, left-aligned or right-aligned mode. DMA can be used to update the digital data on external triggers. The output voltage can be optionally buffered for higher drive capability.

The two DACs can work independently or concurrently.

### 15.2. Characteristic

- 8-bit or 12-bit resolution. Right or left data alignment.
- DMA support.
- Conversion update synchronously.
- Conversion trigged by external triggers.
- Configurable internal buffer.
- extern voltage reference, VREF+.
- Noise wave(LFSR noise mode and Triangle noise mode).
- Two DACs in concurrent mode.

<u>Figure 15-1. DAC block diagram</u> shows the block diagram of DAC and <u>Table 15-1. DAC</u> gives the pin description.



Figure 15-1. DAC block diagram




Table 15-1. DAC I/O description

Name	Description	Signal type
V <sub>DDA</sub>	Analog power supply	Power
Vssa	Ground for analog power supply	Power
V <sub>REF+</sub>	reference voltage	Analog Input
DACx_OUT	DACx analog output	Analog output

The GPIO pins (PA4 for DAC0, PA5 for DAC1) should be configured to analog mode before enable the DAC module.

### 15.3. Function overview

#### 15.3.1. **DAC** enable

The DACs can be powered on by setting the DENx bit in the DAC\_CTL register. A twakeup time is needed to startup the analog DAC submodule.

### 15.3.2. DAC output buffer

For reducing output impedance and driving external loads, an output buffer is integrated inside each DAC module.

The output buffer, which is turned on by default, can be turned off by seting the DBOFFx bits in the DAC\_CTL register.



### 15.3.3. DAC data configuration

The 12-bit DAC holding data (DACx\_DH) can be configured by writing any one of these registers (DACx\_R12DH, DACx\_L12DH or DACx\_R8DH). When the data is loaded into DACx\_R8DH register, only the MSB 8 bits are configurable, the LSB 4 bits are forced to 4'b0000.

### 15.3.4. DAC trigger

The DAC external trigger is enabled by setting the DTENx bits in the DAC\_CTL register. The DAC external triggers are selected by the DTSELx bits in the DAC\_CTL register.

Table 15-2. External triggers of DAC

Trigger Source	Trigger Type
TIMER5_TRGO	
TIMER7_TRGO	
TIMER6_TRGO	
TIMER4_TRGO	Hardware trigger
TIMER1_TRGO	
TIMER3_TRGO	
EXTI_9	
SWTRIG	Software trigger
	TIMER5_TRGO TIMER7_TRGO TIMER6_TRGO TIMER4_TRGO TIMER1_TRGO TIMER3_TRGO EXTI_9

The TIMERx\_TRGO signals are generated from the timers, while the software trigger can be generated by setting the SWTRx bits in the DAC\_SWT register.

#### 15.3.5. DAC workflow

If the external trigger is enabled by setting the DTENx bit in DAC\_CTL register, the DAC holding data is transferred to the DAC output data (DACx\_DO) register when the selected trigger event happened. When the external trigger is disabled, the transfer is performed automatically.

When the DAC holding data (DACx\_DH) is loaded into the DACx\_DO register, after the time t<sub>SETTLING</sub>, the analog output is valid, and the value of t<sub>SETTLING</sub> is related to the power supply voltage and the analog output load.

#### 15.3.6. DAC noise wave


There are two methods of add noise wave to the DAC output data: LFSR noise wave mode and Triangle wave mode. The noise wave mode can be selected by the DWMx bits in the DAC\_CTL register. The amplitude of the noise can be configured by the DAC noise wave bit width (DWBWx) bits in the DAC\_CTL register.

LFSR noise wave mode: there is a Linear Feedback Shift Register (LFSR) in the DAC control logic, it controls the LFSR noise signal which is added to the DACx\_DH value. When the




configured DAC noise wave bit width is less than 12, the noise signal equals to the LSB DWBWx bits of the LFSR register, while the MSB bits are masked. As is shown in <u>Figure</u> 15-2. DAC LFSR algorithm.

Figure 15-2. DAC LFSR algorithm



Triangle noise mode: in this mode, a triangle signal is added to the DACx\_DH value. The minimum value of the triangle signal is 0, while the maximum value of the triangle signal is (2<<DWBWx) -1. As is shown in *Figure 15-3. DAC triangle noise wave*.

Figure 15-3. DAC triangle noise wave



### 15.3.7. DAC output calculate

The output voltages on the DAC pin are determined by the following equation:

$$V_{DAC out} = V_{REF+} *DAC_DO/4096$$
 (15-1)

The digital input is linearly converted to an analog output voltage whose range is 0 to V<sub>REF+</sub>.

#### 15.3.8. DMA function

When the external trigger is enabled, the DMA request can be enabled by setting the



DDMAENx bits of the DAC\_CTL register. When an external hardware trigger (not a software trigger) occurs, a DMA request will be generated by DAC.

If a second external trigger arrives before the acknowledgement of the previous request, the new request will not be serviced, and an underrun error event occurs. The DDUDRx bit in the DAC\_STAT register is set, an interrupt will be generated if the DDUDRIEx bit in the DAC\_CTL register is set. The DMA request will be stalled until the DDUDRx bit is cleared.

#### 15.3.9. DAC concurrent conversion

In order to maximize the utilization of the bus bandwidth, we can make the two DACs work at the same time using concurrent mode. In this mode, the data transfer (DACx\_DH to DACx\_DO) of two DACs is performing at the same time.

There are three concurrent registers that can be used to load the DACx\_DH value: DACC\_R8DH, DACC\_R12DH and DACC\_L12DH. One of the three registers needs to be configured for driving two DACs at the same time.

When external trigger is enabled, DTENx bit of two DACs must be set both. DTSEL0 and DTSEL1 bits should be configured with the same value.

When DMA is enabled, only one of the DDMAENx bits should be set.

The noise mode and noise bit width can be configured either the same or different, depending on the application scenario.



# 15.4. Register definition

DAC base address: 0x4000 7400

# 15.4.1. Control register (DAC\_CTL)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Danie		DDUDRI	DDMAEN		DWDV	1/4[0.0]		DWA	414.01		DT051 410.01		DTENIA	DDOEE4	DENA
Kese	erved	E1	1		DWBV	V1[3:0]		DWM	1[1:0]		DTSEL1[2:0]		DTEN1	DBOFF1	DEN1
		rw	rw		r	w		n	N		rw		rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Davis		DDUDRI	DDMAEN					DWA	0[4.0]				D.T.E.V.O.	DBOFF0	DEN0
Kese	erved	E0	0		DWBV	V0[3:0]		DWM	0[1:0]		DTSEL0[2:0]		DTEN0	DBOFFO	DENU
		rw	rw		r	w		n	v		rw		rw	rw	rw

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29	DDUDRIE1	DAC1 DMA Underrun Interrupt enable
		0: DAC1 DMA Underrun Interrupt disabled
		1: DAC1 DMA Underrun Interrupt enabled
28	DDMAEN1	DAC1 DMA enable
		0: DAC1 DMA mode disabled
		1: DAC1 DMA mode enabled
27:24	DWBW1[3:0]	DAC1 noise wave bit width
		These bits specify bit width of the noise wave signal of DAC1. These bits indicate
		that unmask LFSR bit [n-1, 0] in LFSR noise mode or the amplitude of the triangle
		is ((2<<(n-1))-1) in triangle noise mode, where n is the bit width of wave.
		0000: The bit width of the wave signal is 1
		0001: The bit width of the wave signal is 2
		0010: The bit width of the wave signal is 3
		0011: The bit width of the wave signal is 4
		0100: The bit width of the wave signal is 5
		0101: The bit width of the wave signal is 6
		0110: The bit width of the wave signal is 7
		0111: The bit width of the wave signal is 8
		1000: The bit width of the wave signal is 9
		1001: The bit width of the wave signal is 10
		1010: The bit width of the wave signal is 11



GigaDevice

GigaDevice		GD32A490 User Manual
		≥1011: The bit width of the wave signal is 12
23:22	DWM1[1:0]	DAC1 noise wave mode These bits specify the mode selection of the noise wave signal of DAC1 when external trigger of DAC1 is enabled (DTEN1=1).  00: wave disabled 01: LFSR noise mode 1x: Triangle noise mode
21:19	DTSEL1[2:0]	DAC1 trigger selection These bits select the external trigger of DAC1 when DTEN1=1.  000: Timer 5 TRGO 001: Timer 7 TRGO 010: Timer 6 TRGO 011: Timer 4 TRGO 100: Timer 1 TRGO 101: Timer 3 TRGO 111: Software trigger
18	DTEN1	DAC1 trigger enable  0: DAC1 trigger disabled  1: DAC1 trigger enabled
17	DBOFF1	DAC1 output buffer turn off  0: DAC1 output buffer turn on to reduce the output impedance and improve the driving capability  1: DAC1 output buffer turn off
16	DEN1	DAC1 enable 0: DAC1 disabled 1: DAC1 enabled
15:14	Reserved	Must be kept at reset value.
13	DDUDRIE0	DAC0 DMA Underrun Interrupt enable 0: DAC0 DMA Underrun Interrupt disabled 1: DAC0 DMA Underrun Interrupt enabled
12	DDMAEN0	DAC0 DMA enable 0: DAC0 DMA mode disabled 1: DAC0 DMA mode enabled
11:8	DWBW0[3:0]	DAC0 noise wave bit width  These bits specify bit width of the noise wave signal of DAC0. These bits indicate that unmask LFSR bit [n-1, 0] in LFSR noise mode or the amplitude of the triangle is ((2< <n)-1) 0000:="" 1<="" bit="" in="" is="" mode,="" n="" noise="" of="" signal="" td="" the="" triangle="" wave="" wave.="" where="" width=""></n)-1)>



		0001: The bit width of the wave signal is 2
		0010: The bit width of the wave signal is 3
		0011: The bit width of the wave signal is 4
		0100: The bit width of the wave signal is 5
		0101: The bit width of the wave signal is 6
		0110: The bit width of the wave signal is 7
		0111: The bit width of the wave signal is 8
		1000: The bit width of the wave signal is 9
		1001: The bit width of the wave signal is 10
		1010: The bit width of the wave signal is 11
		≥1011: The bit width of the wave signal is 12
7:6	DWM0[1:0]	DAC0 noise wave mode
		These bits specify the mode selection of the noise wave signal of DAC0 when
		external trigger of DAC0 is enabled (DTEN0=1).
		00: wave disabled
		01: LFSR noise mode
		1x: Triangle noise mode
5:3	DTSEL0[2:0]	DAC0 trigger selection
		These bits select the external trigger of DAC0 when DTEN0=1.
		000: Timer 5 TRGO
		001: Timer 7 TRGO
		010: Timer 6 TRGO
		011: Timer 4 TRGO
		100: Timer 1 TRGO
		101: Timer 3 TRGO
		110: EXTI line 9
		111: Software trigger
2	DTEN0	DAC0 trigger enable
		0: DAC0 trigger disabled
		1: DAC0 trigger enabled
1	DBOFF0	DAC0 output buffer turn off
		0: DAC0 output buffer turn on to reduce the output impedance and improve the
		driving capability
		1: DAC0 output buffer turn off
0	DEN0	DAC0 enable
		0: DAC0 disabled
		1: DAC0 enabled

# 15.4.2. Software trigger register (DAC\_SWT)

Address offset: 0x04



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

	The register has to be decessed by mere (e.g. bit)														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved														SWTR0
			31 30 29	31 30 29 28	31 30 29 28 27	31 30 29 28 27 26	31     30     29     28     27     26     25	31 30 29 28 27 26 25 24  Resc  15 14 13 12 11 10 9 8	31         30         29         28         27         26         25         24         23           Reserved           15         14         13         12         11         10         9         8         7	31         30         29         28         27         26         25         24         23         22           Reserved           15         14         13         12         11         10         9         8         7         6	31     30     29     28     27     26     25     24     23     22     21       Reserved       15     14     13     12     11     10     9     8     7     6     5	31     30     29     28     27     26     25     24     23     22     21     20       Reserved       15     14     13     12     11     10     9     8     7     6     5     4	31     30     29     28     27     26     25     24     23     22     21     20     19       Reserved       15     14     13     12     11     10     9     8     7     6     5     4     3	31     30     29     28     27     26     25     24     23     22     21     20     19     18       Reserved       15     14     13     12     11     10     9     8     7     6     5     4     3     2	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17  Reserved  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

Bits Fields Descriptions

31:2 Reserved Must be kept at reset value.

1 SWTR1 DAC1 software trigger, cleared by hardware
0: Software trigger disabled
1: Software trigger enabled

0 SWTR0 DAC0 software trigger, cleared by hardware
0: Software trigger disabled

### 15.4.3. DAC0 12-bit right-aligned data holding register (DAC0\_R12DH)

1: Software trigger enabled

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								DAC0_[	DH[11:0]					

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	DAC0_DH[11:0]	DAC0 12-bit right-aligned data
		These hits specify the data that is to be converted by DACO

### 15.4.4. DAC0 12-bit left-aligned data holding register (DAC0\_L12DH)

Address offset: 0x0C Reset value: 0x0000 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC0_DH[11:0]													erved	

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:4	DAC0_DH[11:0]	DAC0 12-bit left-aligned data  These bits specify the data that is to be converted by DAC0.
3:0	Reserved	Must be kept at reset value.

## 15.4.5. DAC0 8-bit right-aligned data holding register (DAC0\_R8DH)

Address offset: 0x10

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										DAC0_	DH[7:0]			

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	DAC0_DH[7:0]	DAC0 8-bit right-aligned data
		These bits specify the MSB 8 bits of the data that is to be converted by DAC0.

## 15.4.6. DAC1 12-bit right-aligned data holding register (DAC1\_R12DH)

Address offset: 0x14 Reset value: 0x0000 0000

	31	30	29	20	21	20	23	24	23	22	21	20	19	10	17	10
Ī								Rese	erved							
L																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Ī	Reserved	DAC1_DH[11:0]

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	DAC1_DH[11:0]	DAC1 12-bit right-aligned data
		These bits specify the data that is to be converted by DAC1.

### 15.4.7. DAC1 12-bit left-aligned data holding register (DAC1\_L12DH)

Address offset: 0x18

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DAC1_DH[11:0]												Rese	erved	

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:4	DAC1_DH[11:0]	DAC1 12-bit left-aligned data  These bits specify the data that is to be converted by DAC1.
3:0	Reserved	Must be kept at reset value.

## 15.4.8. DAC1 8-bit right-aligned data holding register (DAC1\_R8DH)

Address offset: 0x1C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	4	0
10	14	13	12	111	10	9	0	,	0	J	4	3			0
Reserved											DAC1_	DH[7:0]			

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.



DAC1\_DH[7:0]

DAC1 8-bit right-aligned data

These bits specify the MSB bits of the data that is to be converted by DAC1.

### DAC concurrent mode 12-bit right-aligned data holding register 15.4.9. (DACC\_R12DH)

Address offset: 0x20

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved							DAC1_I	DH[11:0]					
									r	W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								DAC0_I	DH[11:0]					

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	DAC1_DH[11:0]	DAC1 12-bit right-aligned data  These bits specify the data that is to be converted by DAC1.
15:12	Reserved	Must be kept at reset value.
11:0	DAC0_DH[11:0]	DAC0 12-bit right-aligned data  These bits specify the data that is to be converted by DAC0.

### DAC concurrent mode 12-bit left-aligned data holding register 15.4.10. (DACC\_L12DH)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DAC1_DH[11:0]													erved	
	rw														
15	15 14 13 12 11 10 9 8 7 6 5 4											3	2	1	0
	DAC0_DH[11:0]												Rese	erved	

rw

Bits Fields	Descriptions
-------------	--------------



GigaDevice		GD32A490 User Manual
31:20	DAC1_DH[11:0]	DAC1 12-bit left-aligned data
		These bits specify the data that is to be converted by DAC1.
19:16	Reserved	Must be kept at reset value.
15:4	DAC0_DH[11:0]	DAC0 12-bit left-aligned data
		These bits specify the data that is to be converted by DAC0.
3:0	Reserved	Must be kept at reset value.

### DAC concurrent mode 8-bit right-aligned data holding register 15.4.11. (DACC\_R8DH)

Address offset: 0x28 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							erved								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DAC1_	DH [7:0]						DAC0_	DH [7:0]				

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:8	DAC1_DH[7:0]	DAC1 8-bit right-aligned data  These bits specify the MSB 8-bit of the data that is to be converted by DAC1.
7:0	DAC0_DH[7:0]	DAC0 8-bit right-aligned data
		These bits specify the MSB 8-bit of the data that is to be converted by DAC0.

#### DAC0 data output register (DAC0\_DO) 15.4.12.

Address offset: 0x2C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved				DAC0_DO [11:0]										



r

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	DAC0_DO [11:0]	DAC0 data output
		These bits, which are read only, reflect the data that is being converted by DAC0.

## 15.4.13. DAC1 data output register (DAC1\_DO)

Address offset: 0x30 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved				DAC1_DO [11:0]										

r

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	DAC1_DO [11:0]	DAC1 data output
		These bits, which are read only, reflect the data that is being converted by DAC1.

## 15.4.14. Status register (DAC\_STAT)

Address offset: 0x34

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	DDUDR1							Reserved						
		rc_w1													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	DDUDR0							Reserved						

rc\_w1

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29	DDUDR1	DAC1 DMA underrun flag



## GD32A490 User Manual

Gigabevice		GD32A490 USEI Manual
		This bit is set by hardware and cleared by writing 1 to it.
		The underrun error occurs when the frequency of the current selected trigger that
		is driving DAC conversion is too higher than the DMA service capability rate.
		0: No DMA underrun error occurred
		1: DMA underrun error occurred
28:14	Reserved	Must be kept at reset value.
13	DDUDR0	DAC0 DMA underrun flag
		This bit is set by hardware and cleared by writing 1 to it.
		The underrun error occurs when the frequency of the current selected trigger that
		is driving DAC conversion is too higher than the DMA service capability rate.
		0: No DMA underrun error occurred
		1: DMA underrun error occurred
12:0	Reserved	Must be kept at reset value.



# 16. Watchdog timer (WDGT)

The watchdog timer (WDGT) is a hardware timing circuitry that can be used to detect system failures due to software malfunctions. There are two watchdog timer peripherals in the chip: free watchdog timer (FWDGT) and window watchdog timer (WWDGT). They offer a combination of a high safety level, flexibility of use and timing accuracy. Both watchdog timers are offered to resolve malfunctions of software.

The watchdog timer will generate a reset when the internal counter reaches a given value. The watchdog timer counter can be stopped while the processor is in the debug mode.

## 16.1. Free watchdog timer (FWDGT)

#### 16.1.1. Overview

The free watchdog timer (FWDGT) has free clock source (IRC32K). Thereupon the FWDGT can operate even if the main clock fails. It's suitable for the situation that requires an independent environment and lower timing accuracy.

The free watchdog timer causes a reset when the internal down counter reaches 0. The register write protection function in free watchdog timer can be enabled to prevent it from changing the configuration unexpectedly.

#### 16.1.2. Characteristics

- Free-running 12-bit downcounter.
- Reset when the downcounter reaches 0, if the watchdog is enabled.
- Free clock source, FWDGT can operate even if the main clock fails such as in standby and Deep-sleep modes.
- Hardware free watchdog timer bit, automatically start the FWDGT at power on.
- FWDGT debug mode, the FWDGT can stop or continue to work in debug mode.

#### 16.1.3. Function overview

The free watchdog timer consists of an 8-stage prescaler and a 12-bit down-counter. <u>Figure</u> <u>16-1. Free watchdog timer block diagram</u> shows the functional block of the free watchdog timer module.



Status: PUD

Prescaler
/4/8.../256

Reset
Downcounter

Reload
Reload
register

Status: RUD

Figure 16-1. Free watchdog timer block diagram

The free watchdog timer is enabled by writing the value 0xCCCC to the control register (FWDGT\_CTL), then the counter starts counting down. When the counter reaches the value 0x000, there will be a reset.

The counter can be reloaded by writing the value (0xAAAA) to the FWDGT\_CTL register at anytime. The reload value comes from the FWDGT\_RLD register. The software can prevent the watchdog reset by reloading the counter before the counter reaches the value 0x000.

The free watchdog timer can automatically start when power on if the hardware free watchdog timer bit in the device option bits is set. To avoid reset, the software should reload the counter before the counter reaches 0x000.

The FWDGT\_PSC register and the FWDGT\_RLD register are write protected. Before writing these registers, the software should write the value (0x5555) to the FWDGT\_CTL register. These registers will be protected again by writing any other value to the FWDGT\_CTL register. When an update operation of the prescaler register (FWDGT\_PSC) or the reload value register (FWDGT\_RLD) is ongoing, the status bits in the FWDGT\_STAT register are set.

If the FWDGT\_HOLD bit in DBG module is cleared, the FWDGT continues to work even the Cortex®-M4 core halted (Debug mode). The FWDGT stops in Debug mode if the FWDGT\_HOLD bit is set.

Table 16-1. Min/max FWDGT timeout period at 32 kHz (IRC32K)

Prescaler divider	PSC[2:0] bits	Min timeout (ms) RLD[11:0]=0x000	Max timeout (ms) RLD[11:0]=0xFFF				
1 / 4	000	0.03125	511.90625				
1 / 8	001	0.03125	1023.78125				
1 / 16	010	0.03125	2047.53125				
1 / 32	011	0.03125	4095.03125				
1 / 64	100	0.03125	8190.03125				
1 / 128	101	0.03125	16380.03125				



# GD32A490 User Manual

Prescaler divider	PSC[2:0] bits	Min timeout (ms) RLD[11:0]=0x000	Max timeout (ms) RLD[11:0]=0xFFF
1 / 256	110 or 111	0.03125	32760.03125

The FWDGT timeout can be more accurate by calibrating the IRC32K.

**Note:** When after the execution of watchdog reload operation, if the MCU needs enter the deepsleep / standby mode immediately, (more than 3) IRC32K clock intervals must be inserted in the middle of reload and deepsleep / standby mode commands by software setting.



## 16.1.4. Register definition

FWDGT base address: 0x4000 3000

## Control register (FWDGT\_CTL)

Address offset: 0x00

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CMD	[15:0]							

W

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0 CMD[15:0]	CMD[15:0]	Write only. Several different fuctions are realized by writing these bits with different values:
		0x5555: Disable the FWDGT_PSC and FWDGT_RLD write protection
		0xCCCC: Start the free watchdog timer counter. When the counter reduces to 0,
		the free watchdog timer generates a reset
		0xAAAA: Reload the counter.

## Prescaler register (FWDGT\_PSC)

Address offset: 0x04

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							PSC[2:0]							

rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2:0	PSC[2:0]	Free watchdog timer prescaler selection. Write 0x5555 in the FWDGT_CTL register
		before writing these bits. During a write operation to this register, the PUD bit in the
		FWDGT_STAT register is set and the value read from this register is invalid.



000: 1 / 4 001: 1 / 8 010: 1 / 16 011: 1 / 32 100: 1 / 64 101: 1 / 128 110: 1 / 256 111: 1 / 256

If several prescaler values are used by the application, it is mandatory to wait until PUD bit is reset before changing the prescaler value. However, after updating the prescaler value it is not necessary to wait until PUD is reset before continuing code execution except in case of low-power mode entry.

## Reload register (FWDGT\_RLD)

Address offset: 0x08

Reset value: 0x0000 0FFF

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
															'
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								RLD	[11:0]					

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	RLD[11:0]	Free watchdog timer counter reload value. Write 0xAAAA in the FWDGT_CTL register will reload the FWDGT counter with the RLD value.  These bits are write-protected. Write 0x5555 in the FWDGT_CTL register before writing these bits. During a write operation to this register, the RUD bit in the FWDGT_STAT register is set and the value read from this register is invalid. If several reload values are used by the application, it is mandatory to wait until RUD bit is reset before changing the reload value. However, after updating the reload value it is not necessary to wait until RUD is reset before continuing code execution except in case of low-power mode entry.

## Status register (FWDGT\_STAT)

Address offset: 0x0C

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Rese	rved							RUD	PUD

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	RUD	Free watchdog timer counter reload value update
		During a write operation to FWDGT_RLD register, this bit is set and the value read
		from FWDGT_RLD register is invalid. This bit is reset by hardware after the update
		operation of FWDGT_RLD register.
0	PUD	Free watchdog timer prescaler value update
		During a write operation to FWDGT_PSC register, this bit is set and the value read
		from FWDGT_PSC register is invalid. This bit is reset by hardware after the update
		operation of FWDGT_PSC register.



# 16.2. Window watchdog timer (WWDGT)

#### 16.2.1. Overview

The window watchdog timer (WWDGT) is used to detect system failures due to software malfunctions. After the window watchdog timer starts, the value of down counter reduces progressively. The watchdog timer causes a reset when the counter reached 0x3F (the CNT[6] bit has been cleared). The watchdog timer also causes a reset when the counter is refreshed before the counter reached the window register value. So the software should refresh the counter in a limited window. The window watchdog timer generates an early wakeup status flag when the counter reaches 0x40. Interrupt occurs if it is enabled.

The window watchdog timer clock is prescaled from the APB1 clock. The window watchdog timer is suitable for the situation that requires an accurate timing.


#### 16.2.2. Characteristics

- Programmable free-running 7-bit downcounter.
- Generate a reset in two conditions when WWDGT is enabled:
  - Reset when the counter reached 0x3F.
  - The counter is refreshed when the value of the counter is greater than the window register value.
- Early wakeup interrupt (EWI): if the watchdog is started and the interrupt is enabled, the interrupt occurs when the counter reaches 0x40.
- WWDGT debug mode, the WWDGT can stop or continue to work in debug mode.

#### 16.2.3. Function overview

If the window watchdog timer is enabled (set the WDGTEN bit in the WWDGT\_CTL), the watchdog timer cause a reset when the counter reaches 0x3F (the CNT[6] bit becomes cleared), or the counter is refreshed before the counter reaches the window register value.

Figure 16-2. Window watchdog timer block diagram





The window watchdog timer is always disabled after power on reset. The software starts the watchdog by setting the WDGTEN bit in the WWDGT\_CTL register. When window watchdog timer is enabled, the counter counts down all the time, the configured value of the counter should be greater than 0x3F, (it implies that the CNT[6] bit should be set). The CNT[5:0] determine the maximum time interval between two reloading. The count down speed depends on the APB1 clock and the prescaler (PSC[1:0] bits in the WWDGT\_CFG register).

The WIN[6:0] bits in the configuration register (WWDGT\_CFG) specifies the window value. The software can prevent the reset event by reloading the down counter. The counter value is less than the window value and greater than 0x3F, otherwise the watchdog causes a reset.

The early wakeup interrupt (EWI) is enabled by setting the EWIE bit in the WWDGT\_CFG register, and the interrupt will be generated when the counter reaches 0x40. The software can do something such as communication or data logging in the interrupt service routine (ISR) in order to analyse the reason of software malfunctions or save the important data before resetting the device. Moreover the software can reload the counter in ISR to manage a software system check and so on. In this case, the WWDGT will never generate a WWDGT reset but can be used for other things.

The EWI interrupt is cleared by writing '0' to the EWIF bit in the WWDGT\_STAT register.

CNT[6:0]

Ox7F

WIN

Ox3F

CNT[6]=0 cause a reset

Write WWDGT\_CTL when CNT>WIN

cause a reset

Figure 16-3. Window watchdog timing diagram

Calculate the WWDGT timeout by using the formula below.

$$t_{WWDGT} = t_{PCLK1} \times 4096 \times 2^{PSC} \times (CNT[5:0]+1)$$
 (ms) (16-1)

where:

twwpgt: WWDGT timeout

tPCLK1: APB1 clock period measured in ms

The table below shows the minimum and maximum values of the twwpgt.



Table 16-2. Min / max timeout value at 60 MHz (f<sub>PCLK1</sub>)

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] =0x40	Max timeout value CNT[6:0]=0x7F
1 / 1	00	68.27 μs	4.37 ms
1/2	01	136.54 µs	8.74 ms
1 / 4	10	273.08 µs	17.48 ms
1 / 8	11	546.16 µs	34.96 ms

If the WWDGT\_HOLD bit in DBG module is cleared, the WWDGT continues to work even the Cortex®-M4 core halted (Debug mode). While the WWDGT\_HOLD bit is set, the WWDGT stops in Debug mode.



# 16.2.4. Register definition

WWDGT base address: 0x4000 2C00

# Control register (WWDGT\_CTL)

Address offset: 0x00 Reset value: 0x0000 007F

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved				WDGTEN				CNT[6:0]			
,															

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	WDGTEN	Start the window watchdog timer. Cleared by a hardware reset. Writing 0 has no effect.  0: Window watchdog timer disabled
		1: Window watchdog timer enabled
6:0	CNT[6:0]	The value of the watchdog timer counter. A reset occurs when the value of this counter decreases from 0x40 to 0x3F. When the value of this counter is greater than the window value, writing this counter also causes a reset.

# Configuration register (WWDGT\_CFG)

Address offset: 0x04 Reset value: 0x0000 007F

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			EWIE	PSC	[1:0]				WIN[6:0]			

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	EWIE	Early wakeup interrupt enable. An interrupt occurs when the counter reaches 0x40
		if the bit is set. It can be cleared by a hardware reset or by a RCU WWDGT software





reset. A write operation of '0' has no effect.

8:7 PSC[1:0] Prescaler. The time base of the watchdog timer counter

00: (PCLK1 / 4096) / 1

01: (PCLK1 / 4096) / 2

10: (PCLK1 / 4096) / 4

11: (PCLK1 / 4096) / 8

6:0 WIN[6:0] The Window value. A reset occurs if the watchdog counter (CNT bits in WWDGT\_CTL) is written when the value of the watchdog counter is greater than the Window value.

### Status register (WWDGT\_STAT)

Address offset: 0x08 Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

			og.o.o.	04.1.00	40000			3.4 (.0	J.1., J.		o <u> </u>				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserve								EWIF

rw

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	EWIF	Early wakeup interrupt flag. When the counter reaches 0x40, this bit is set by
		hardware even the interrupt is not enabled (EWIE in WWDGT_CFG is cleared). This
		bit is cleared by writing 0 to it. There is no effect when writing 1 to it.



# 17. Real time clock (RTC)

## 17.1. Overview

The RTC provides a time which includes hour/minute/second/sub-second and a calendar includes year/month/day/week day. The time and calendar are expressed in BCD code except sub-second. Sub-second is expressed in binary code. Hour adjust for daylight saving time. Working in power saving mode and smart wakeup is software configurable. Support improving the calendar accuracy using extern accurate low frequency clock.

### 17.2. Characteristics


- Daylight saving compensation supported by software
- External high-accurate low frequency(50Hz or 60Hz) clock used to achieve higher calendar accuracy performed by reference clock detection option function
- Atomic clock adjust(max adjust accuracy is 0.95PPM) for calendar calibration performed by digital calibration function
- Sub-second adjustment by shift function
- Time-stamp function for saving event time
- Two Tamper sources can be chosen and tamper type is configurable
- Programmable calendar and two field maskable alarms
- Maskable interrupt source:
  - Alarm 0 and Alarm 1
  - Time-stamp detection
  - Tamper detection
  - Auto wakeup event
- Twenty 32-bit (80 bytes total) universal backup registers which can keep data under power saving mode. Backup register will be reset if tamper event detected



## 17.3. Function overview

### 17.3.1. Block diagram

Figure 17-1. Block diagram of RTC



#### The RTC unit includes:

- Alarm event/interrupt
- Tamper event/interrupt
- 32-bit backup registers
- Optional RTC output function:
  - 512Hz (default prescale): (RTC\_OUT)PC13
  - 1Hz(default prescale): (RTC\_OUT)PC13
  - Alarm event(polarity is configurable): (RTC\_OUT)PC13
  - Automatic wakeup event(polarity is configurable): (RTC\_OUT)PC13
- Optional RTC input function:
  - time stamp event detection(RTC\_TS): PC13 and PI8
  - tamper 0 event detection(RTC\_TAMP0): PC13 and PI8
  - tamper 1 event detection(RTC\_TAMP1): PI8
  - reference clock input RTC\_REFIN(50 or 60 Hz)

PC13 and PI8 pin configuration refer to <u>General-purpose and alternate-function I/Os</u> (GPIO and AFIO)



#### 17.3.2. Clock source and prescalers

RTC unit has three independent clock sources: LXTAL, IRC32K and HXTAL with divided by 2~31(configured in RCU CFG register).

In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler. Asynchronous prescaler is mainly used for reducing power consumption. The asynchronous prescaler is recommended to set as high as possible if both prescalers are used.

The frequency formula of two prescalers is shown as below:

$$f_{\text{ck\_apre}} = \frac{f_{\text{rtcolk}}}{FACTOR\ A+1} \tag{17-1}$$

$$f_{ck\_apre} = \frac{f_{rtcclk}}{FACTOR\_A + 1}$$

$$f_{ck\_spre} = \frac{f_{ck\_apre}}{FACTOR\_S + 1} = \frac{f_{rtcclk}}{(FACTOR\_A + 1)^*(FACTOR\_S + 1)}$$
(17-1)

The ck\_apre clock is used to driven the RTC\_SS down counter which stands for the time left to next second in binary format and when it reaches 0 it will automatically reload FACTOR\_S value. The ck\_spre clock is used to driven the calendar registers. Each clock will make second plus one.

#### 17.3.3. Shadow registers introduction

BPSHAD control bit decides the location when APB bus accesses the RTC calendar register RTC\_DATE, RTC\_TIME and RTC\_SS. By default, the BPSHAD is cleared, and APB bus accesses the shadow calendar registers. Shadow calendar registers is updated with the value of real calendar registers every two RTC clock and at the same time RSYNF bit will be set once. This update mechanism is not performed in Deep-Sleep mode and Standby mode. When exiting these modes, software must clear RSYNF bit and wait it is asserted (the max wait time is 2 RTC clock) before reading calendar register under BPSHAD=0 situation.

Note: When reading calendar registers (RTC\_SS, RTC\_TIME, RTC\_DATE) under BPSHAD=0, the frequency of the APB clock (fapb) must be at least 7 times the frequency of the RTC clock (frtcclk).

System reset will reset the shadow calendar registers.

#### 17.3.4. Configurable and field maskable alarm

RTC alarm function is divided into some fields and each has a maskable bit.

RTC alarm function can be enabled or disabled by ALRMxEN bit in RTC CTL. If all the alarm fields value match the corresponding calendar value when ALRMxEN=1, the Alarm flag will be set.

Note: FACTOR S in the RTC PSC register must be larger than 3 if MSKS bit reset in RTC\_ALRMxTD.

If a field is masked, the field is considered as matched in logic. If all the fields have been



masked, the Alarm Flag will assert 3 RTC clock later after ALRMxEN is set.

### 17.3.5. Configurable periodic auto-wakeup counter

In the RTC block, there is a 16-bit down counter designed to generate periodic wakeup flag.

This function is enabled by set the WTEN to 1 and can be running in power saving mode.

Two clock sources can be chose for the down counter:

1) RTC clock divided by 2/4/8/16

Assume RTC clock comes from LXTAL (32.768 KHz), this can periodically assert wakeup interrupt from 122us to 32s under the resolution down to 61us.

2) Internal clock ck spre

Assume ck\_spre is 1Hz, this can periodically assert wakeup interrupt from 1s to 36 hours under the resolution down to 1s.

- WTCS[2:1] = 0b10. This will make period to be 1s to 18 hours
- WTCS[2:1] = 0b11. This will make period to be 18 to 36 hours

When this function is enabled, the down counter is running. When it reaches 0, the WTF flag is set and the wakeup counter is automatically reloaded with RTC\_WUT value.

When WTF asserts, software must then clear it.

If WTIE is set and this counter reaches 0, a wakeup interrupt will make system exit from the power saving mode. System reset has no influence on this function.

WTF is also can be output to PC13 from RTC\_ALARM channel.

#### 17.3.6. RTC initialization and configuration

#### RTC register write protection

BKPWEN bit in the PMU\_CTL register is cleared in default, so writing to RTC registers needs setting BKPWEN bit ahead of time.

After power-on reset, most of RTC registers are write protected. Unlocking this protection is the first step before writing to them.

Following below steps will unlock the write protection:

- 1. Write '0xCA' into the RTC\_WPK register
- 2. Write '0x53' into the RTC WPK register

Writing a wrong value to RTC\_WPK will make write protection valid again. The state of write protection is not affected by system reset. Following registers are writing protected but others are not:

RTC\_TIME, RTC\_DATE, RTC\_CTL, RTC\_STAT, RTC\_PSC, RTC\_WUT, RTC\_COSC, RTC ALRM0TD, RTC ALRM1TD, RTC SHIFTCTL, RTC HRFC, RTC ALRM0SS,



RTC ALRM1SS.

#### Calendar initialization and configuration

The prescaler and calendar value can be programmed by the following steps:

- 1. Enter initialization mode (by setting INITM=1) and polling INITF bit until INITF=1.
- 2. Program both the asynchronous and synchronous prescaler factors in RTC\_PSC register.
- Write the initial calendar values into the shadow calendar registers (RTC\_TIME and RTC\_DATE), and use the CS bit in the RTC\_CTL register to configure the time format (12 or 24 hours).
- 4. Exit the initialization mode (by setting INITM=0).

About 4 RTC clock cycles later, real calendar registers will load from shadow registers and calendar counter restarts.

**Note:** Reading calendar register (BPSHAD=0) after initialization, software should confirm the RSYNF bit to 1.

YCM flag indicates whether the calendar has been initialized by checking the year field of calendar.

#### **Daylight saving Time**

RTC unit supports daylight saving time adjustment through S1H, A1H and DSM bit.

S1H and A1H can subtract or add 1 hour to the calendar when the calendar is running.S1H and A1H operation can be tautologically set and DSM bit can be used to recording this adjust operation. After setting the S1H/A1H, subtract/add 1 hour will perform when next second comes.

#### Alarm function operation process

To avoid unexpected alarm assertion and metastable state, alarm function has an operation flow:

- 1. Disable Alarm (by resetting ALRMxEN in RTC\_CTL)
- 2. Set the Alarm registers needed(RTC ALRMxTD/RTC ALRMxSS)
- 3. Enable Alarm function (by setting ALRMxEN in the RTC\_CTL)

#### 17.3.7. Calendar reading

#### Reading calendar registers under BPSHAD=0

When BPSHAD=0, calendar value is read from shadow registers. For the existence of synchronization mechanism, a basic request has to meet: the APB1 bus clock frequency must be equal to or greater than 7 times the RTC clock frequency. APB1 bus clock frequency lower than RTC clock frequency is not allowed in any case whatever happens.



When APB1 bus clock frequency is not equal to or greater than 7 times the RTC clock frequency, the calendar reading flow should be obeyed:

- 1. reading calendar time register and date register twice
- 2. if the two values are equal, the value can be seen as the correct value
- 3. if the two values are not equal, a third reading should performed
- 4. the third value can be seen as the correct value

RSYNF is asserted once every 2 RTC clock and at this time point, the shadow registers will be updated to current time and date.

To ensure consistency of the 3 values (RTC\_SS, RTC\_TIME, and RTC\_DATE), below consistency mechanism is used in hardware:

- 1. reading RTC SS will lock the updating of RTC TIME and RTC DATE
- 2. reading RTC\_TIME will lock the updating of RTC\_DATE
- 3. reading RTC\_DATE will unlock updating of RTC\_TIME and RTC\_DATE

If the software wants to read calendar in a short time interval(smaller than 2 RTCCLK periods), RSYNF must be cleared by software after the first calendar read, and then the software must wait until RSYNF is set again before next reading.

In below situations, software should wait RSYNF bit asserted before reading calendar registers (RTC\_SS, RTC\_TIME, and RTC\_DATE):

- 1. after a system reset
- 2. after an initialization
- 3. after shift function

Especially that software must clear RSYNF bit and wait it asserted before reading calendar register after wakeup from power saving mode.

#### Reading calendar registers under BPSHAD=1

When BPSHAD=1, RSYNF is cleared and maintains as 0 by hardware so reading calendar registers does not care about RSYNF bit. Current calendar value is read from real-time calendar counter directly. The benefit of this configuration is that software can get the real current time without any delay after wakeup from power saving mode (Deep-sleep /Standby Mode).

Because of no RSYNF bit periodic assertion, the results of the different calendar registers (RTC\_SS/RTC\_TIME/RTC\_DATE) might not be coherent with each other when clock ck\_apre edge occurs between two reading calendar registers.

In addition, if current calendar register is changing and at the same time the APB bus reading calendar register is also performing, the value of the calendar register read out might be not correct.

To ensure the correctness and consistency of the calendar value, software must perform



reading operation as this: read all calendar registers continuously, if the last two values are the same, the data is coherent and correct.

### 17.3.8. Resetting the RTC

There are two reset sources used in RTC unit: system reset and backup domain reset.

System reset will affect calendar shadow registers and some bits of the RTC\_STAT. When system reset is valid, the bits or registers mentioned before are reset to the default value.

Backup domain reset will affect the following registers and system reset will not affect them:

- RTC current real-time calendar registers
- RTC Control register (RTC\_CTL)
- RTC Prescaler register (RTC PSC)
- RTC Wakeup timer register (RTC\_WUT)
- RTC Coarse calibration register (RTC\_COSC)
- RTC High resolution frequency compensation register (RTC\_HRFC)
- RTC Shift control register (RTC\_SHIFTCTL)
- RTC Time stamp registers (RTC\_SSTS/RTC\_TTS/RTC\_DTS)
- RTC Tamper register (RTC\_TAMP)
- RTC Backup registers (RTC BKPx)
- RTC Alarm registers (RTC\_ALRMxSS/RTC\_ALRMxTD)

The RTC unit will go on running when system reset occurs or enter power saving mode, but if backup domain reset occurs, RTC will stop counting and all registers will reset.

#### 17.3.9. RTC shift function

When there is a remote clock with higher degree of precision and RTC 1Hz clock (ck\_spre) has an offset (in a fraction of a second) with the remote clock, RTC unit provides a function named shift function to remove this offset and thus make second precision higher.

RTC\_SS register indicates the fraction of a second in binary format and is down counting when RTC is running. Therefore by adding the SFS[14:0] value to the synchronous prescaler counter SSC[15:0] or by adding the SFS[14:0] value to the synchronous prescaler counter SSC[15:0] and at the same time set A1S bit can delay or advance the time when next second arrives.

The maximal RTC\_SS value depends on the FACTOR\_S value in RTC\_PSC. The higher FACTOR\_S, the higher adjust precision.

Because of the 1Hz clock (ck\_spre) is generated by FACTOR\_A and FACTOR\_S, the higher FACTOR\_S means the lower FACTOR\_A, then more power consuming.

**Note:** Before using shift function, the software must check the MSB of SSC in RTC\_SS (SSC[15]) and confirm it is 0.

After writing RTC\_SHIFTCTL register, the SOPF bit in RTC\_STAT will be set at once. When



shift operation is complete, SOPF bit is cleared by hardware. System reset does not affect SOPF bit.

Shift operation only works correctly when REFEN=0.

Software must not write to RTC\_SHIFTCTL if REFEN=1.

#### 17.3.10. RTC reference clock detection

RTC reference clock detection is another way to increase the precision of RTC second. To enable this function, you should have an external clock source (50Hz or 60 Hz) which is more precise than LXTAL clock source.

After enabling this function (REFEN=1), each 1Hz clock (ck\_spre) edge is compared to the nearest RTC\_REFIN clock edge. In most cases, the two clock edges are aligned every time. But when two clock edges are misaligned for the reason of LXTAL poor precision, the RTC reference clock detection function will shift the 1Hz clock edge a little to make next 1Hz clock edge aligned to reference clock edge.

When REFEN=1, a time window is applied at every second update time different detection state will use different window period.

7 ck\_apre window is used when detecting the first reference clock edge and 3 ck\_apre window is used for the edge aligned operation.

Whatever window used, the asynchronous prescaler counter will be forced to reload when the reference clock is detected in the window. When the two clock (ck\_spre and reference clock) edges are aligned, this reload operation has no effect for 1Hz clock. But when the two clock edge are not aligned, this reload operation will shift ck\_spre clock edge a bit to make the ck\_spre(1Hz) clock edge aligned to the reference clock edge.

When reference detection function is running while the external reference clock is removed (no reference clock edge found in 3 ck\_apre window), the calendar updating still can be performed by LXTAL clock only. If the reference clock is recovered later, detection function will use 7 ck\_apre window to identify the reference clock and use 3 ck\_apre window to adjust the 1Hz clock (ck\_spre) edge.

**Note:** Software must configure the FACTOR\_A=0x7F and FACTOR\_S=0xFF before enabling reference detection function (REFEN=1)

Reference detection function does not work in Standby Mode and must not be used with coarse digital function.

#### 17.3.11. RTC coarse digital calibration

There are two digital methods can be chose for calibration: coarse digital calibration and smooth digital calibration. These two types cannot be used together.

Coarse digital calibration can be used to add or mask ck apre clock cycles at the output of



the asynchronous prescaler.

When COSD=0, 2 ck\_apre cycles are added every minute for the first 2xCOSS minutes. The effect of such configuration will make calendar to be updated sooner.

When COSD=1, 1 ck\_apre cycle is removed every minute for the first 2xCOSS minutes. The effect of such configuration will make calendar to be updated later.

Only in initialization mode can configure coarse calibration and the function starts after clearing INITM bit. The full calibration window lasts 64 minutes. The first 2xCOSS minutes of this 64-minute window are take adjust.

About 2PPM resolution is taken for negative calibration and about 4PPM resolution is taken for positive calibration.

**Note:** The calibration can be performed either on LXTAL or HXTAL clock. If FACTOR\_A<6, the calibration may not work correctly.

#### Example:

FACTOR\_A and FACTOR\_S are default values. LXTAL is the RTC clock source and frequency is 32.768 KHz.

During a calibration window (64 minutes), the ck\_apre clock frequency is only adjusted in the first 2xCOSS minutes. If COSS=1, this means only the first 2 minutes of 64 minutes will make adjustment.

The calibration step therefore has the effect of adding 512 or subtracting 256 oscillator cycles for each calibration window (64min x 60s/min x 32768cycles/s). In another word, this is equivalent to +4.069PPM or -2.035PPM per calibration step. Then for one month running, the minimum calibration step is +10.5 or -5.27 seconds and the maximum calibration step is +5.45 to -2.72 minutes.

### 17.3.12. RTC smooth digital calibration

RTC smooth calibration function is a way to calibrate the RTC frequency based on RTC clock in a configurable period time.

This calibration is equally executed in a period time and the cycle number of the RTC clock in the period time will be added or subtracted. The resolution of the calibration is about 0.954PPM with the range from -487.1PPM to +488.5PPM.

The calibration period time can be configured to the 220/219/218 RTC clock cycles which stands for 32/16/8 seconds if RTC input frequency is 32.768 KHz.

The High resolution frequency compensation register (RTC\_HRFC) specifies the number of RTCCLK clock cycles to be calibrated during the period time:

So using CMSK can mask clock cycles from 0 to 511 and thus the RTC frequency can be reduced by up to 487.1PPM.



To increase the RTC frequency the FREQI bit can be set. If FREQI bit is set, there will be 512 additional cycles to be added during period time which means every 211/210/29(32/16/8 seconds) RTC clock insert one cycle.

So using FREQI can increase the RTC frequency by 488.5PPM.

The combined using of CMSK and FREQI can adjust the RTC cycles from -511 to +512 cycles in the period time which means the calibration range is -487.1PPM to +488.5PPM with a resolution of about 0.954PPM.

When calibration function is running, the output frequency of calibration is calculated by the following formula:

$$f_{cal} = f_{rtcclk} \times \left(1 + \frac{FREQI \times 512 - CMSK}{2^{N} + CMSK - FREQI \times 512}\right)$$
(17.3)

Note: N=20/19/18 for 32/16/8 seconds window period

#### Calibration when FACTOR A < 3

When asynchronous prescaler value (FACTOR\_A) is set to less than 3, software should not set FREQI bit to 1 when using calibration function. FREQI setting will be ignored when FACTOR A<3.

When the FACTOR\_A is less than 3, the FACTOR\_S value should be set to a value less than the nominal value. Assuming that RTC clock frequency is nominal 32.768 KHz, the corresponding FACTOR\_S should be set as following rule:

FACTOR\_A = 2: 2 less than nominal FACTOR\_S (8189 with 32.768 KHz)

FACTOR\_A = 1: 4 less than nominal FACTOR\_S (16379 with 32.768 KHz)

FACTOR\_A = 0: 8 less than nominal FACTOR\_S (32759 with 32.768 KHz)

When the FACTOR\_A is less than 3, CMSK is 0x100, the formula of calibration frequency is as follows:

$$f_{cal} = f_{rtcclk} \times (1 + \frac{256 - CMSK}{2^N + CMSK - 256})$$
 (17.4)

Note: N=20/19/18 for 32/16/8 seconds window period

#### Verifying the RTC calibration

Calibration 1Hz output is provided to assist software to measure and verify the RTC precision.

Up to 2 RTC clock cycles measurement error may occur when measuring the RTC frequency over a limited measurement period. To eliminate this measurement error the measurement period should be the same as the calibration period.

■ When the calibration period is 32 seconds(this is default configuration)

Using exactly 32s period to measure the accuracy of the calibration 1Hz output can guarantee the measure is within 0.477PPM (0.5 RTCCLK cycles over 32s)

■ When the calibration period is 16 seconds(by setting CWND16 bit)



In this configuration, CMSK[0] is fixed to 0 by hardware. Using exactly 16s period to measure the accuracy of the calibration 1Hz output can guarantee the measure is within 0.954PPM (0.5 RTCCLK cycles over 16s)

■ When the calibration period is 8 seconds(by setting CWND8 bit)

In this configuration, CMSK[1:0] is fixed to 0 by hardware. Using exactly 8s period to measure the accuracy of the calibration 1Hz output can guarantee the measure is within 1.907PPM (0.5 RTCCLK cycles over 8s)

#### Re-calibration on-the-fly

When the INITF bit is 0, software can update the value of RTC\_HRFC using following steps:

- 1) Wait the SCPF=0
- 2) Write the new value into RTC\_HRFC register
- After 3 ck\_apre clocks, the new calibration settings take effect

#### 17.3.13. Time-stamp function

Time-stamp function is performed on RTC\_TS pin and is enabled by control bit TSEN.

When a time-stamp event occurs on RTC\_TS pin, the calendar value will be saved in time-stamp registers (RTC\_DTS/RTC\_TTS/RTC\_SSTS) and the time-stamp flag (TSF) is set to 1 by hardware. Time-stamp event can generate an interrupt if time-stamp interrupt enable (TSIE) is set.

Time-stamp registers only record the calendar at the first time time-stamp event occurs which means that time-stamp registers will not change when TSF=1.

To extend the time-stamp event source, one optional feature is provided: tamper function can also be considered as time-stamp function if TPTS is set.

**Note:** When the time-stamp event occurs, TSF is set 2 ck\_apre cycles delay because of synchronization mechanism.

### 17.3.14. Tamper detection

The RTC\_TAMPx pin input can be used for tamper event detection under edge detection mode or level detection mode with configurable filtering setting.

#### RTC backup registers (RTC\_BKPx)

The RTC backup registers are located in the VDD backup domain that remains powered-on by  $V_{BAT}$  even if  $V_{DD}$  power is switched off. The wake up action from Standby Mode or System Reset does not affect these registers.

These registers are only reset by detected tamper event and backup domain reset.



#### Tamper detection function initialization

RTC tamper detection function can be independently enabled on tamper input pin by setting corresponding TPxEN bit. Tamper detection configuration is set before enable TPxEN bit. When the tamper event is detected, the corresponding flag (TPxF) will assert. Tamper event can generate an interrupt if tamper interrupt enable (TPIE) is set. Any tamper event will reset all backup registers (RTC\_BKPx).

#### Timestamp on tamper event

The TPTS bit can control whether the tamper detection function is used as time-stamp function. If the bit is set to 1, the TSF bit will be set when the tamper event detected as if "enable" the time-stamp function. Whatever the TPTS bit is, the TPxF will assert when tamper event detected.

#### Edge detection mode on tamper input detection

When FLT bit is set to 0x0, the tamper detection is set to edge detection mode and TPxEG bit determines the rising edge or falling edge is the detecting edge. When tamper detection is under edge detection mode, the internal pull-up resistors on the tamper detection input pin are deactivated.

Because of detecting the tamper event will reset the backup registers (RTC\_BKPx), writing to the backup register should ensure that the tamper event reset and the writing operation will not occur at the same time, a recommend way to avoid this situation is disable the tamper detection before writing to the backup register and re-enable tamper detection after finish writing.

**Note:** Tamper detection is still running when V<sub>DD</sub> power is switched off if tamper is enabled.

#### Level detection mode with configurable filtering on tamper input detection

When FLT bit is not reset to 0x0, the tamper detection is set to level detection mode and FLT bit determines the consecutive number of samples (2, 4 or 8) needed for valid level. When DISPU is set to 0x0(this is default), the internal pull-up resistance will pre-charge the tamper input pin before each sampling and thus larger capacitance is allowed to connect to the tamper input pin. The pre-charge duration is configured through PRCH bit. Higher capacitance needs long pre-charge time.

The time interval between each sampling is also configurable. Through adjusting the sampling frequency (FREQ), software can balance between the power consuming and tamper detection latency.

#### 17.3.15. Calibration clock output

Calibration clock can be output on the PC13 if COEN bit is set to 1.



When the COS bit is set to 0(this is default) and asynchronous prescaler is set to 0x7F(FACTOR\_A), the frequency of RTC\_CALIB is frtcclk/64.When the RTCCLK is 32.768KHz, RTC\_CALIB output is corresponding to 512Hz.It's recommend to using rising edge of RTC\_CALIB output for there may be a light jitter on falling edge.

When the COS bit is set to 1, the RTC\_CALIB frequency is:

$$f_{\text{rtc\_calib}} = \frac{f_{\text{rtcclk}}}{(\text{FACTOR\_A+1}) \times (\text{FACTOR\_S+1})}$$
 (17-5)

When the RTCCLK is 32.768 KHz, RTC\_CALIB output is corresponding to 1Hz if prescaler are default values.

### 17.3.16. Alarm output

When OS control bits are not reset, RTC\_ALARM alternate function output is enabled. This function will directly output the content of alarm flag or auto wakeup flag bit in RTC\_STAT.

The OPOL bit in RTC\_CTL can configure the polarity of the alarm or auto wakeup flag output which means that the RTC\_ALARM output is the opposite of the corresponding flag bit or not.

### 17.3.17. RTC power saving mode management

Table 17-1 RTC power saving mode management

Mode	Active in Mode	Exit Mode
Sleep	Yes	RTC Interrupts
Deep- Sleep	Yes: if clock source is LXTAL or IRC32K	RTC Alarm / Tamper Event / Timestamp Event / Wake up
Standby	Yes: if clock source is LXTAL or IRC32K	RTC Alarm / Tamper Event / Timestamp Event / Wake up

#### 17.3.18. RTC interrupts

All RTC interrupts are connected to the EXTI controller.

Below steps should be followed if you want to use the RTC alarm/tamper/timestamp/auto wakeup interrupt:

- Configure and enable the corresponding interrupt line to RTC alarm/tamper/timest amp/auto wakeup event of EXTI and set the rising edge for triggering
- Configure and enable the RTC alarm/tamper/timestamp/auto wakeup interrupt
- 3) Configure and enable the RTC alarm/tamper/timestamp/auto wakeup function

Table 17-2 RTC interrupts control

	•				
Interrupt	Event flag	Control Bit	Exit	Exit Deep-	Exit
interrupt	Lveiit ilag	Control Bit	Sleep	sleen	Standby



# GD32A490 User Manual

	Alarm 0	ALRM0F	ALRM0IE	Y	Y(*)	Y(*)
	Alarm 1	ALRM1F	ALRM1IE	Y	Y(*)	Y(*)
	Wakeup	WTF	WTIE	Y	Y(*)	Y(*)
Т	imestamp	TSF	TSIE	Y	Y(*)	Y(*)
-	Tamper 0	TP0F	TPIE	Υ	Y(*)	Y(*)
-	Tamper 1	TP1F	TPIE	Y	Y(*)	Y(*)

NOTE: (\*) Only active when RTC clock source is LXTAL or IRC32K.



# 17.4. Register definition

RTC base address: 0x4000 2800

## 17.4.1. Time register (RTC\_TIME)

Address offset: 0x00

System reset value:  $0x0000\ 0000$  when BPSHAD = 0.

Not affected when BPSHAD = 1.

This register is write protected and can only be written in initialization state

This register has to be accessed by word (32-bit)

		rw			r	w				rw			r	W	
Reserved		MNT[2:0]			MNU	J[3:0]		Reserved		SCT[2:0]			SCU	[3:0]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									rw	rv	٧		r	W	
				Reserved					PM	HRT	[1:0]		HRU	[3:0]	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22	PM	AM/PM mark
		0: AM or 24-hour format
		1: PM
21:20	HRT[1:0]	Hour tens in BCD code
19:16	HRU[3:0]	Hour units in BCD code
15	Reserved	Must be kept at reset value.
14:12	MNT[2:0]	Minute tens in BCD code
11:8	MNU[3:0]	Minute units in BCD code
7	Reserved	Must be kept at reset value.
6:4	SCT[2:0]	Second tens in BCD code
3:0	SCU[3:0]	Second units in BCD code

# 17.4.2. Date register (RTC\_DATE)

Address offset: 0x04

System reset value: 0x0000 2101 when BPSHAD = 0.

Not affected when BPSHAD = 1.

This register is write protected and can only be written in initialization state



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	rved					YRT	[3:0]			YRL	[3:0]	
									n	W			r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DOW[2:0]		MONT		MON	J[3:0]		Rese	erved	DAY	T[1:0]		DAY	J[3:0]	
	rw		rw		r	N				r	w		r	w	

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:20	YRT	Year tens in BCD code
19:16	YRU[3:0]	Year units in BCD code
15:13	DOW[2:0]	Days of the week
		0x0: Reserved
		0x1: Monday
		0x7: Sunday
12	MONT	Month tens in BCD code
11:8	MONU[3:0]	Month units in BCD code
7:6	Reserved	Must be kept at reset value.
5:4	DAYT[1:0]	Day tens in BCD code
3:0	DAYU[3:0]	Day units in BCD code

# 17.4.3. Control register (RTC\_CTL)

Address offset: 0x08

System reset: not affected

Backup domain reset value: 0x0000 0000

This register is writing protected

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				COEN	os	[1:0]	OPOL	cos	DSM	S1H	A1H
								rw	ı	rw	rw	rw	rw	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TSIE	WTIE	ALRM1IE	ALRM0IE	TSEN	WTEN	ALRM1E N	ALRM0E N	CCEN	CS	BPSHAD	REFEN	TSEG		WTCS[2:0]	
rw	nw.	rw.	rw.	r)A/	ru.	rw.	nw.	rw.	rw.	rw.	DA/	DA/		r)A/	

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23	COEN	Calibration output enable
		0: Disable calibration output



algabevice		ODSZA+30 OSCI Walidal
		1: Enable calibration output
22:21	OS[1:0]	Output selection This bit is used for selecting flag source to output 0x0: Disable output RTC_ALARM 0x1: Enable alarm0 flag output 0x2: Enable alarm1 flag output 0x3: Enable wakeup flag output
20	OPOL	Output polarity This bit is used to invert output RTC_ALARM 0: Disable invert output RTC_ALARM 1: Enable invert output RTC_ALARM
19	cos	Calibration output selection  Valid only when COEN=1 and prescalers are at default values  0: Calibration output is 512 Hz  1: Calibration output is 1Hz
18	DSM	Daylight saving mark  This bit is flexible used by software. Often can be used to recording the daylight saving hour adjustment.
17	S1H	Subtract 1 hour(winter time change)  One hour will be subtracted from current time if it is not 0  0: No effect  1: 1 hour will be subtracted at next second change time.
16	A1H	Add 1 hour(summer time change)  One hour will be added from current time  0: No effect  1: 1 hour will be added at next second change time
15	TSIE	Time-stamp interrupt enable  0: Disable time-stamp interrupt  1: Enable time-stamp interrupt
14	WTIE	Auto-wakeup timer interrupt enable  0: Disable auto-wakeup timer interrupt  1: Enable auto-wakeup timer interrupt
13	ALRM1IE	RTC alarm-1 interrupt enable 0: Disable alarm interrupt 1: Enable alarm interrupt
12	ALRM0IE	RTC alarm-0 interrupt enable 0: Disable alarm interrupt 1: Enable alarm interrupt



# GD32A490 User Manual

		OBOZI (100 OCCI Mariaa)
11	TSEN	Time-stamp function enable
		0: Disable time-stamp function
		1: Enable time-stamp function
10	WTEN	Auto-wakeup timer function enable
		0: Disable function
		1: Enable function
9	ALRM1EN	Alarm-1 function enable
		0: Disable alarm function
		1: Enable alarm function
8	ALRM0EN	Alarm-0 function enable
		0: Disable alarm function
		1: Enable alarm function
7	CCEN	Coarse calibration function enable
		0: Disable function
		1: Enable function
		Note: FACTOR_A must be greater than 6 before enabled and can only be written
		in initialization state.
6	CS	Clock System
		0: 24-hour format
		1: 12-hour format
		Note: Can only be written in initialization state
5	BPSHAD	Shadow registers bypass control
		0: Reading calendar from shadow registers
		1: Reading calendar from current real-time calendar
		Note: If frequency of APB1 clock is less than seven times the frequency of
		RTCCLK, this bit must set to 1.
4	REFEN	Reference clock detection function enable
		0: Disable reference clock detection function
		1: Enable reference clock detection function
		Note: Can only be written in initialization state and FACTOR_S must be 0x00FF
3	TSEG	Valid event edge of time-stamp
		0: rising edge is valid event edge for time-stamp event
		1: falling edge is valid event edge for time-stamp event
2:0	WTCS[2:0]	Auto-wakeup timer clock selection
		0x0:RTC Clock divided by 16
		0x1:RTC Clock divided by 8
		0x2:RTC Clock divided by 4
		0x3:RTC Clock divided by 2
		0x4:0x5: ck_spre (default 1Hz) clock



0x6:0x7: ck\_spre (default 1Hz) clock and 2<sup>16</sup> is added to wake-up counter.


# 17.4.4. Status register (RTC\_STAT)

Address offset: 0x0C

System reset: Only INITM, INITF and RSYNF bits are set to 0. Others are not affected

Backup domain reset value: 0x0000 0007

This register is writing protected except RTC\_STAT[14:8].



Fields	Descriptions
	Must be kept at reset value.
	made so hope at roose value.
SCPF	Smooth calibration pending flag
	Set to 1 by hardware when software writes to RTC_HRFC without entering
	initialization mode and set to 0 by hardware when smooth calibration configuration
	is taken into account.
Reserved	Must be kept at reset value.
TP1F	RTC_TAMP1 detected flag
	Set to 1 by hardware when tamper detection is found on tamper1 input pin.
	Software can clear this bit by writing 0 into this bit.
TP0F	RTC_TAMP0 detected flag
	Set to 1 by hardware when tamper detection is found on tamper0 input pin.
	Software can clear this bit by writing 0 into this bit.
TSOVRF	Time-stamp overflow flag
	This bit is set by hardware when a time-stamp event is detected if TSF bit is set
	before.
	Cleared by software writing 0.
TSF	Time-stamp flag
	Set by hardware when time-stamp event is detected.
	Cleared by software writing 0.
WTF	Wakeup timer flag
	Set by hardware when wakeup timer decreased to 0.
	Cleared by software writing 0.
	This flag must be cleared at least 1.5 RTC Clock periods before WTF is set to 1
	TP1F  TP0F  TSOVRF



again.

9	ALRM1F	Alarm-1 occurs flag  Set to 1 by hardware when current time/date matches the time/date of alarm 1 setting value.  Cleared by software writing 0.
8	ALRM0F	Alarm-0 occurs flag  Set to 1 by hardware when current time/date matches the time/date of alarm 0 setting value.  Cleared by software writing 0.
7	INITM	Enter initialization mode  0: Free running mode  1: Enter initialization mode for setting calendar time/date and prescaler. Counter will stop under this mode.
6	INITF	Initialization state flag  Set to 1 by hardware and calendar register and prescaler can be programmed in this state.  0: Calendar registers and prescaler register cannot be changed  1: Calendar registers and prescaler register can be changed
5	RSYNF	Register synchronization flag Set to 1 by hardware every 2 RTCCLK which will copy current calendar time/date into shadow register. Initialization mode (INITM), shift operation pending flag (SOPF) or bypass mode (BPSHAD) will clear this bit. This bit is also can be cleared by software writing 0.  0:Shadow register are not yet synchronized
4		1:Shadow register are synchronized
	YCM	1:Shadow register are synchronized  Year configuration mark  Set by hardware if the year field of calendar date register is not the default value 0.  0: Calendar has not been initialized  1: Calendar has been initialized
3	YCM	Year configuration mark  Set by hardware if the year field of calendar date register is not the default value 0.  0: Calendar has not been initialized
		Year configuration mark  Set by hardware if the year field of calendar date register is not the default value 0.  0: Calendar has not been initialized  1: Calendar has been initialized  Shift function operation pending flag  0: No shift operation is pending



0: Alarm registers programming is not allowed

1: Alarm registers programming is allowed

0 ALRMOWF Alarm 0 configuration can be write flag

Set by hardware if alarm register can be wrote after ALRM0EN bit has reset.

0: Alarm registers programming is not allowed.

1: Alarm registers programming is allowed.

# 17.4.5. Prescaler register (RTC\_PSC)

Address offset: 0x10

System reset: not effected

Backup domain reset value: 0x007F 00FF

This register is write protected and can only be written in initialization state

This register has to be accessed by word (32-bit)

31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16
				Reserved							FA	CTOR_A[6	:0]		
												rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved							FA	CTOR_S[14	1:0]						

rw

Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22:16	FACTOR_A[6:0]	Asynchronous prescaler factor  ck_apre frequency = RTCCLK frequency/(FACTOR_A+1)
15	Reserved	Must be kept at reset value.
14:0	FACTOR_S[14:0]	Synchronous prescaler factor  ck_spre frequency = ck_apre frequency/(FACTOR_S+1)

# 17.4.6. Wakeup timer register (RTC\_WUT)

Address offset: 0x14

System reset: not effected

Backup domain reset value: 0x0000 FFFF

This register is writing protected.

31 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							
45 4	4 40	40	44	40	0	0	7	0	-		0	2	4	0
15 1	4 13	12	11	10	9	8	/	6	5	4	3	2	1	0
						WTRV	/[15:0]							



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	WTRV[15:0]	Auto-wakeup timer reloads value.
		Every (WTRV[15:0]+1) ck_wut period the WTF bit is set after WTEN=1.The
		ck_wut is selected by WTCS[2:0] bits.
		Note: This configure case is forbidden: WTRV=0x0000 with WTCS[2:0]=0b011.
		This register can be written only when WTWF=1.

# 17.4.7. Coarse calibration register (RTC\_COSC)

Address offset: 0x18 System reset: not effect

Backup domain reset value: 0x0000 0000

This register is write protected and can only be written in initialization state

		11115 11	egistei	nas io	De acc	esseu	Dy WUI	u (32-b	ιι)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Res	erved				COSD	Res	erved			COSS[4:0]		
								rw					rw		

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	COSD	Coarse Calibration direction
		0: Increase calendar update frequency
		1: Decrease calendar update frequency
6:5	Reserved	Must be kept at reset value.
4:0	COSS[4:0]	Coarse Calibration step
		When COSD=0:
		0x00:+0 PPM
		0x01:+4 PPM(approximate value)
		0x02:+8 PPM(approximate value)
		0x1F:+126 PPM(approximate value)
		When COSD=1:
		0x00:-0 PPM
		0x01:-2 PPM(approximate value)
		0x02:-4 PPM(approximate value)



0x1F:-63 PPM(approximate value)

# 17.4.8. Alarm 0 time and date register (RTC\_ALRM0TD)

Address offset: 0x1C System reset: not effect

Backup domain reset value: 0x0000 0000

This register is write protected and can only be written in initialization state

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MSKD	DOWS	DAY	Γ[1:0]		DAY	J[3:0]		MSKH	PM	HRT	[1:0]		HRU	J[3:0]	
rw	rw	r	W		r	w		rw	rw	n	N		r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSKM		MNT[2:0]			MNU	J[3:0]		MSKS		SCT[2:0]			SCL	J[3:0]	
rw		rw			r	w		rw		rw			r	w	

Bits	Fields	Descriptions
31	MSKD	Alarm date mask bit
		0: Not mask date/day field
		1: Mask date/day field
30	DOWS	Day of the week selected
		0: DAYU[3:0] indicates the date units
		1: DAYU[3:0] indicates the week day and DAYT[1:0] has no means.
29:28	DAYT[1:0]	Date tens in BCD code
27:24	DAYU[3:0]	Date units or week day in BCD code
23	MSKH	Alarm hour mask bit
		0: Not mask hour field
		1: Mask hour field
22	PM	AM/PM flag
		0: AM or 24-hour format
		1: PM
21:20	HRT[1:0]	Hour tens in BCD code
19:16	HRU[3:0]	Hour units in BCD code
15	MSKM	Alarm minutes mask bit
		0: Not mask minutes field
		1: Mask minutes field
14:12	MNT[2:0]	Minutes tens in BCD code
11:8	MNU[3:0]	Minutes units in BCD code



7	MSKS	Alarm second mask bit
		0: Not mask second field
		1: Mask second field
6:4	SCT[2:0]	Second tens in BCD code
3:0	SCU[3:0]	Second units in BCD code

# 17.4.9. Alarm 1 time and date register (RTC\_ALRM1TD)

Address offset: 0x20 System reset: not effect

Backup domain reset value: 0x0000 0000

This register is write protected and can only be written in initialization state

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MSKD	DOWS	DAY	[1:0]		DAYU	J[3:0]		MSKH	PM	HRT	[1:0]		HRL	J[3:0]	
rw	rw	rv	v		n	N		rw	rw	rv	v		r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MSKM		MNT[2:0]			MNU	[3:0]		MSKS		SCT[2:0]			SCL	J[3:0]	
D4/					_								_		

Bits	Fields	Descriptions
31	MSKD	Alarm date mask bit
		0: Not mask date/day field
		1: Mask date/day field
30	DOWS	Day of the week selected
		0: DAYU[3:0] indicates the date units
		1: DAYU[3:0] indicates the week day and DAYT[3:0] has no means.
29:28	DAYT[1:0]	Day tens in BCD code
27:24	DAYU[3:0]	Day units or week day in BCD code
23	MSKH	Alarm hour mask bit
		0: Not mask hour field
		1: Mask hour field
22	PM	AM/PM flag
		0: AM or 24-hour format
		1: PM
21:20	HRT[1:0]	Hour tens in BCD code
19:16	HRU[3:0]	Hour units in BCD code
15	MSKM	Alarm minutes mask bit
		0: Not mask minutes field



		1: Mask minutes field
14:12	MNT[2:0]	Minutes tens in BCD code
11:8	MNU[3:0]	Minutes units in BCD code
7	MSKS	Alarm second mask bit
		0: Not mask second field
		1: Mask second field
6:4	SCT[2:0]	Second tens in BCD code
3:0	SCU[3:0]	Second units in BCD code

# 17.4.10. Write protection key register (RTC\_WPK)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	Reserved																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	Reserved										WPk	[7:0]							

W

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	WPK[7:0]	Key for write protection

# 17.4.11. Sub second register (RTC\_SS)

Address offset: 0x28

System reset value: 0x0000 0000 when BPSHAD = 0.

Not affected when BPSHAD = 1.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SSC	[15:0]							

r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	SSC[15:0]	Sub second value



This value is the counter value of synchronous prescaler. Second fraction value is calculated by the below formula:

Second fraction = (FACTOR\_S - SSC)/(FACTOR\_S + 1)

# 17.4.12. Shift function control register (RTC\_SHIFTCTL)

Address offset: 0x2C System reset: not effect

Backup Reset value: 0x0000 0000

This register is writing protected and can only be wrote when SOPF=0

Note: Writing to this register will cause RSYNF bit to be cleared.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
A1S								Reserved							
w															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SFS[14:0]														

W

Bits	Fields	Descriptions
31	A1S	One second add
		0: Not add 1 second
		1: Add 1 second to the clock/calendar.
		This bit is jointly used with SFS field to add a fraction of a second to the clock.
30:15	Reserved	Must be kept at reset value.
14:0	SFS[14:0]	Subtract a fraction of a second
		The value of this bit will add to the counter of synchronous prescaler.
		When only using SFS, the clock will delay because the synchronous prescaler is a
		down counter:
		Delay (seconds) = SFS / ( FACTOR_S + 1 )
		When jointly using A1S and SFS, the clock will advance:
		Advance (seconds) = ( 1 - ( SFS / ( FACTOR_S + 1 ) ) )

# 17.4.13. Time of time stamp register (RTC\_TTS)

Address offset: 0x30

Backup domain reset value: 0x0000 0000


System reset: no effect

This register will record the calendar time when TSF is set to 1.

Reset TSF bit will also clear this register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved					PM	HRT	[1:0]		HRU	[3:0]	





Bits	Fields	Descriptions
31:23	Reserved	Must be kept at reset value.
22	РМ	AM/PM mark
		0:AM or 24-hour format
		1:PM
21:20	HRT[1:0]	Hour tens in BCD code
19:16	HRU[3:0]	Hour units in BCD code
15	Reserved	Must be kept at reset value.
14:12	MNT[2:0]	Minute tens in BCD code
11:8	MNU[3:0]	Minute units in BCD code
7	Reserved	Must be kept at reset value.
6:4	SCT[2:0]	Second tens in BCD code
3:0	SCU[3:0]	Second units in BCD code

# 17.4.14. Date of time stamp register (RTC\_DTS)

Address offset: 0x34

Backup domain reset value: 0x0000 0000

System reset: no effect

31

This register will record the calendar date when TSF is set to 1.

Reset TSF bit will also clear this register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DOW[2:0] MON		MONT		MONU	J[3:0]		Rese	rved	DAY	Γ[1:0]		DAY	J[3:0]		

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:13	DOW[2:0]	Days of the week
12	MONT	Month tens in BCD code



11:8	MONU[3:0]	Month units in BCD code
7:6	Reserved	Must be kept at reset value.
5:4	DAYT[1:0]	Day tens in BCD code
3:0	DAYU[3:0]	Day units in BCD code

## 17.4.15. Sub second of time stamp register (RTC\_SSTS)

Address offset: 0x38

Backup domain reset: 0x0000 0000

System reset: no effect

This register will record the calendar date when TSF is set to 1.

Reset TSF bit will also clear this register.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SSC[15:0]														

r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	SSC[15:0]	Sub second value
		This value is the counter value of synchronous prescaler when TSF is set to 1.

# 17.4.16. High resolution frequency compensation register (RTC\_HRFC)

Address offset: 0x3C

Backup domain reset: 0x0000 0000

System Reset: no effect

This register is write protected.

01	00	20	20		20	20		20			20	10	10	.,	.0
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FREQI	CWND8	CWND16	Reserved								CMSK[8:0]				
244	24	nu.			·	·			·		nu.	·		·	

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	FREQI	Increase RTC frequency by 488.5PPM



digabevice		ODSZA+90 OSCI Maridar
		0: No effect
		1: One RTCCLK pulse is inserted every 2 <sup>11</sup> pulses.
		This bit should be used in conjunction with CMSK bit. If the input clock frequency
		is 32.768KHz, the number of RTCCLK pulses added during 32s calibration
		window is (512 * FREQI) - CMSK
14	CWND8	Frequency compensation window 8 second selected
		0: No effect
		1: Calibration window is 8 second
		Note: When CWND8=1, CMSK[1:0] are stuck at "00".
13	CWND16	Frequency compensation window 16 second selected
		0: No effect
		1: Calibration window is 16 second
		Note: When CWND16=1, CMSK[0] are stuck at "0".
12:9	Reserved	Must be kept at reset value.
8:0	CMSK[8:0]	Calibration mask number
		The number of mask pulse out of 2 <sup>20</sup> RTCCLK pulse.
		This feature will decrease the frequency of calendar with a resolution of 0.9537
		PPM.

# 17.4.17. Tamper register (RTC\_TAMP)

Address offset: 0x40

Backup domain reset: 0x0000 0000

System reset: no effect

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Reserved							AOT	TSSEL	TP0SEL
													rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DISPU	PRCI	H[1:0]	FLT	[1:0]		FREQ[2:0]		TPTS	Rese	erved	TP1EG	TP1EN	TPIE	TP0EG	TP0EN
rw	r	W	rv	N		rw		rw			rw	rw	rw	rw	rw

Bits	Fields	Descriptions	
31:19	Reserved	Must be kept at reset value.	
18	AOT	RTC_ALARM Output Type	
		0: Open-drain output type	
		1: Push-pull output type	
17	TSSEL	Timestamp input selection:	
		0: Timestamp function input from PC13	
		1: Timestamp function input from PI8	
16	TP0SEL	Tamper 0 function input selection	



GinaDevice

Gigabevice		GD32A490 User Manuai
		0: Tamper 0 function input from PC13
		1: Tamper 0 function input from PI8.
		Note: TP0EN must be reset when TP0SEL is changed
15	DISPU	RTC_TAMPx pull up disable bit
		0: Enable inner pull-up before sampling for pre-charge RTC_TAMPx pin
		1: Disable pre-charge duration
14:13	PRCH[1:0]	Pre-charge duration time of RTC_TAMPx
		This setting determines the pre-charge time before each sampling.
		0x0: 1 RTC clock
		0x1: 2 RTC clock
		0x2: 4 RTC clock
		0x3: 8 RTC clock
12:11	FLT[1:0]	RTC_TAMPx filter count setting
		This bit determines the tamper sampling type and the number of consecutive
		sample.
		0x0: Detecting tamper event using edge mode. Pre-charge duration is disabled
		automatically
		0x1: Detecting tamper event using level mode.2 consecutive valid level samples
		will make an effective tamper event
		0x2: Detecting tamper event using level mode.4 consecutive valid level samples
		will make an effective tamper event
		0x3: Detecting tamper event using level mode.8 consecutive valid level samples
		will make an effective tamper event
10:8	FREQ[2:0]	Sampling frequency of tamper event detection
		0x0: Sample once every 32768 RTCCLK(1Hz if RTCCLK=32.768KHz)
		0x1: Sample once every 16384 RTCCLK(2Hz if RTCCLK=32.768KHz)
		0x2: Sample once every 8192 RTCCLK(4Hz if RTCCLK=32.768KHz)
		0x3: Sample once every 4096 RTCCLK(8Hz if RTCCLK=32.768KHz)
		0x4: Sample once every 2048 RTCCLK(16Hz if RTCCLK=32.768KHz)
		0x5: Sample once every 1024 RTCCLK(32Hz if RTCCLK=32.768KHz)
		0x6: Sample once every 512 RTCCLK(64Hz if RTCCLK=32.768KHz)
		0x7: Sample once every 256 RTCCLK(128Hz if RTCCLK=32.768KHz)
7	TPTS	Make tamper function used for timestamp function
		0:No effect
		1:TSF is set when tamper event detected even TSEN=0
6:5	Reserved	Must be kept at reset value.
4	TP1EG	Tamper 1 event trigger edge
		If tamper detection is in edge mode(FLT =0):
		0: Rising edge triggers a tamper detection event
		1: Falling edge triggers a tamper detection event



algabatica		GBGZ/ (+30 G3C) Mana
		If tamper detection is in level mode(FLT !=0):
		0: Low level triggers a tamper detection event
		1: High level triggers a tamper detection event
3	TP1EN	Tamper 1 detection enable
		0: Disable tamper 1 detection function
		1: Enable tamper 1 detection function
2	TPIE	Tamper detection interrupt enable
		0: Disable tamper interrupt
		1: Enable tamper interrupt
1	TP0EG	Tamper 0 event trigger edge
		If tamper detection is in edge mode(FLT =0):
		0: Rising edge triggers a tamper detection event
		1: Falling edge triggers a tamper detection event
		If tamper detection is in level mode(FLT !=0):
		0: Low level triggers a tamper detection event
		1: High level triggers a tamper detection event
0	TP0EN	Tamper 0 detection enable
		0:Disable tamper 0 detection function
		1:Enable tamper 0 detection function

**Note:** It's strongly recommended that reset the TPxEN before change the tamper configuration.

# 17.4.18. Alarm 0 sub second register (RTC\_ALRM0SS)


Address offset: 0x44

Backup domain reset: 0x0000 0000

System reset: no effect

This register is write protected and can only be wrote when ALRM0EN=0 or INITM=1

This register has to be accessed by word (32-bit)



Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:24	MSKSSC[3:0]	Mask control bit of SSC
		0x0: Mask alarm sub second setting. The alarm asserts at every second time point
		if all the rest alarm fields are matched.
		0x1: SSC[0] is to be compared and all others are ignored



		0x2: SSC[1:0] is to be compared and all others are ignored
		0x3: SSC[2:0] is to be compared and all others are ignored
		0x4: SSC[3:0] is to be compared and all others are ignored
		0x5: SSC[4:0] is to be compared and all others are ignored
		0x6: SSC[5:0] is to be compared and all others are ignored
		0x7: SSC[6:0] is to be compared and all others are ignored
		0x8: SSC[7:0] is to be compared and all others are ignored
		0x9: SSC[8:0] is to be compared and all others are ignored
		0xA: SSC[9:0] is to be compared and all others are ignored
		0xB: SSC[10:0] is to be compared and all others are ignored
		0xC: SSC[11:0] is to be compared and all others are ignored
		0xD: SSC[12:0] is to be compared and all others are ignored
		0xE: SSC[13:0] is to be compared and all others are ignored
		0xF: SSC[14:0] is to be compared and all others are ignored
		Note: The bit 15 of synchronous counter (SSC[15] in RTC_SS) is never compared.
23:15	Reserved	Must be kept at reset value.
14:0	SSC[14:0]	Alarm sub second value
		This value is the alarm sub second value which is to be compared with
		synchronous prescaler counter SSC. Bit number is controlled by MSKSSC bits.

# 17.4.19. Alarm 1 sub second register (RTC\_ALRM1SS)

Address offset: 0x48

Backup domain reset: 0x0000 0000

System reset: no effect

This register is write protected and can only be wrote when ALRM1EN=0 or INITM=1

This register has to be accessed by word (32-bit)

31	30	29	20	21	20	23	24	23	22	21	20	19	10	17	10
Reserved					MSKS	SC[3:0]					Rese	rved			
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								SSC[14:0]							

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:24	MSKSSC[3:0]	Mask control bit of SSC
		0x0: Mask alarm sub second setting. The alarm asserts at every second time point
		if all the rest alarm fields are matched.
		0x1: SSC[0] is to be compared and all others are ignored
		0x2: SSC[1:0] is to be compared and all others are ignored
		0x3: SSC[2:0] is to be compared and all others are ignored
		0x4: SSC[3:0] is to be compared and all others are ignored



23:15

14:0

Bits

0x5: SSC[4:0] is to be compared and all others are ignored
0x6: SSC[5:0] is to be compared and all others are ignored
0x7: SSC[6:0] is to be compared and all others are ignored
0x8: SSC[7:0] is to be compared and all others are ignored
0x9: SSC[8:0] is to be compared and all others are ignored
0xA: SSC[9:0] is to be compared and all others are ignored
0xB: SSC[10:0] is to be compared and all others are ignored
0xC: SSC[11:0] is to be compared and all others are ignored
0xC: SSC[12:0] is to be compared and all others are ignored
0xE: SSC[13:0] is to be compared and all others are ignored
0xF: SSC[14:0] is to be compared and all others are ignored
0xF: SSC[14:0] is to be compared and all others are ignored
0xF: SSC[14:0] is to be compared and all others are ignored
Note: The bit 15 of synchronous counter (SSC[15] in RTC\_SS) is never compared.

Must be kept at reset value.

Alarm sub second value
This value is the alarm sub second value which is to be compared with

synchronous prescaler counter SSC. Bit number is controlled by MSKSSC bits.

### 17.4.20. Backup registers (RTC\_BKPx) (x=0..19)

Address offset: 0x50~0x9C

Backup domain reset: 0x0000 0000

System reset: no effect

Reserved

SSC[14:0]

This register has to be accessed by word (32-bit)

**Descriptions** 

	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DATA[31:0]													
	rw													
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DATA[31:0]													

**Fields** 

		•
31:0	DATA[31:0]	Data
		The consistence are becomes a more discussion. The constant are size well-decorated

These registers can be wrote or read by software. The content remains valid even in power saving mode because they can powered-on by VBAT. Tamper detection flag TPxF assertion will reset these registers.



# 18. Timer (TIMERx)

Table 18-1. Timers (TIMERx) are divided into five sorts

TIMED		TIMED4 4			TIMEDE / C
TIMER	TIMER0/7	TIMER1~4	TIMER8 / 11	TIMER9 / 10 / 12 / 13	TIMER5/6
TYPE	Advanced	General-L0	General-L1	General-L2	Basic
Prescaler	16-bit	16-bit	16-bit	16-bit	16-bit
Counter	16-bit	32-bit(TIMER1&4) 16-bit(TIMER2&3)	16-bit	16-bit	16-bit
Count mode	Up,Down, Center-aligned	Up,Down, Center-aligned	Up Only	Up Only	Up Only
Repetition	•	×	×	×	×
CH Capture/ Compare	4	4	2 1		0
Complementar y & Dead-time	•	×	×	×	×
Break	•	×	×	×	×
Single Pulse	•	•	•	×	•
Quadrature Decoder	•	•	×	×	×
Master-slave management	•	•	•	×	×
Inter connection	•(1)	•(2)	•(3)	×	Trgo to DAC
DMA	•	•	× ×		•(4)
Debug Mode •		•	•	•	•

(1)	TIMER0 ITIO: TIMER4_TRGO	ITI1: TIMER1_TRGO	ITI2: TIMER2_TRGO	ITI3: TIMER3_TRGO
	TIMER7 ITIO: TIMER0_TRGO	ITI1: TIMER1_TRGO	ITI2: TIMER3_TRGO	ITI3: TIMER4_TRGO
(2)	TIMER1 ITIO: TIMER0_TRGO	ITI1: TIMER7_TRGO	ITI2: TIMER2_TRGO	ITI3: TIMER3_TRGO
	TIMER2 ITIO: TIMER0_TRGO	ITI1: TIMER1_TRGO	ITI2: TIMER4_TRGO	ITI3: TIMER3_TRGO
	TIMER3 ITIO: TIMER0_TRGO	ITI1: TIMER1_TRGO	ITI2: TIMER2_TRGO	ITI3: TIMER7_TRGO
	TIMER4 ITIO: TIMER1_TRGO	ITI1: TIMER2_TRGO	ITI2: TIMER3_TRGO	ITI3: TIMER7_TRGO
(3)	TIMER8 ITIO: TIMER1_TRGO	ITI1: TIMER2_TRGO	ITI2: TIMER9_TRGO	ITI3: TIMER10_ TRGO
	TIMER11 <b>ITI0:</b> TIMER3_TRGO	ITI1: TIMER4_TRGO	ITI2: TIMER12_TRGO	ITI3: TIMER13_ TRGO

<sup>(4)</sup> Only update events will generate DMA request. Note that TIMER5/6 do not have DMA configuration registers.



## 18.1. Advanced timer (TIMERx, x=0, 7)

#### 18.1.1. Overview

The advanced timer module (Timer0&Timer7) is a four-channel timer that supports both input capture and output compare. They can generate PWM signals to control motor or be used for power management applications. The advanced timer has a 16-bit counter that can be used as an unsigned counter.

In addition, the advanced timers can be programmed and be used for counting, their external events can be used to drive other timers.

Timer also includes a dead-time Insertion module which issuitable for motor control applications.

Timer and timer are completely independent with each other, but they may be synchronized to provide a larger timer with their counters incrementing in unison.

#### 18.1.2. Characteristics

- Total channel num: 4.
- Counter width: 16 bit.
- Source of counter clock is selectable: internal clock, internal trigger, external input, external trigger.
- Multiple counter modes: count up, count down, count up/down.
- Quadrature Decoder: used to track motion and determine both rotation direction and position.
- Hall sensor: for 3-phase motor control.
- Programmable prescaler: 16 bit. The factor can be changed on the go.
- Each channel is user-configurable: input capture mode, output compare mode, programmable PWM mode, single pulse mode
- Programmable dead time insertion.
- Auto reload function.
- Programmable counter repetition function.
- Break input.
- Interrupt output or DMA request on: update, trigger event, compare/capture event, commutation event and break input.
- Daisy chaining of timer modules allows a single timer to initiate multiple timers.
- Timer synchronization allows selected timers to start counting on the same clock cycle.
- Timer master-slave management.




#### 18.1.3. Function overview

#### **Block diagram**

<u>Figure 18-1. Advanced timer block diagram</u> provides details of the internal configuration of the advanced timer.

Figure 18-1. Advanced timer block diagram



#### **Clock source configuration**

The advanced timer has the capability of being clocked by either the CK\_TIMER or an alternate clock source controlled by SMC (TIMERx\_SMCFG bit [2:0]).

■ SMC [2:0] == 3'b000. Internal clock CK\_TIMER is selected as timer clock source which is from module RCU.

The default clock source is the CK\_TIMER for driving the counter prescaler when the SMC [2:0] == 3'b000. When the CEN is set, the CK\_TIMER will be divided by PSC value to generate PSC\_CLK.

In this mode, the TIMER\_CK, which drives counter's prescaler to count, is equal to CK\_TIMER which is from RCU.

If the SMC [2:0] in the TIMERx\_SMCFG register are setting to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS [2:0] in the TIMERx\_SMCFG register, details as follows. When SMC [2:0] bits are set to 0x4, 0x5 or 0x6, the internal clock CK\_TIMER is the counter prescaler driving clock source.






Figure 18-2. Timing chart of internal clock divided by 1

■ SMC [2:0] == 3'b111 (external clock mode 0). External input pin is selected as timer clock source

The TIMER\_CK, which drives counter's prescaler to count, can be triggered by the event of rising or falling edge on the external pin TIMERx\_CH0/TIMERx\_CH1. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x4, 0x5 or 0x6.

And, the counter prescaler can also be driven by rising edge on the internal trigger input pin ITI0/1/2/3. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x0, 0x1, 0x2 or 0x3.

■ SMC1== 1'b1 (external clock mode 1). External input is selected as timer clock source (ETI)

The TIMER\_CK, which drives counter's prescaler to count, can be triggered by the event of rising or falling edge on the external pin ETI. This mode can be selected by setting the SMC1 bit in the TIMERx\_SMCFG register to 1. The other way to select the ETI signal as the clock source is to set the SMC [2:0] to 0x7 and the TRGS [2:0] to 0x7 respectively. Note that the ETI signal is derived from the ETI pin sampled by a digital filter. When the ETI signal is selected as clock source, the trigger controller including the edge detection circuitry will generate a clock pulse on each ETI signal rising edge to clock the counter prescaler.

#### Clock prescaler

The counter clock (PSC\_CK) is obtained by the TIMER\_CK through the prescaler, and the prescale factor can be configured from 1 to 65536 through the prescaler register (TIMERx\_PSC). The new written prescaler value will not take effect until the next update event.






Figure 18-3. Timing chart of PSC value change from 0 to 2

#### Counter up counting

In this mode, the counter counts up continuously from 0 to the counter-reload value, which is defined in the TIMERx\_CAR register, in a count-up direction. Once the counter reaches the counter reload value, the counter will start counting up from 0 again and an overflow event will be generated. In addition, the update events will be generated after (TIMERx\_CREP+1) times of overflow events. The counting direction bit DIR in the TIMERx\_CTL0 register should be set to 0 for the up counting mode.

Whenever, if the update event software trigger is enabled by setting the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to 0 and generates an update event.

If set the UPDIS bit in TIMERx CTL0 register, the update event is disabled.

When an update event occurs, all the shadow registers (repetition counter, auto reload register, prescaler register) are updated.

Figure 18-4. Timing chart of up counting mode, PSC=0/2 show some examples of the



counter behavior for different clock prescaler factor when TIMERx\_CAR=0x99.

Figure 18-4. Timing chart of up counting mode, PSC=0/2





Figure 18-5. Timing chart of up counting mode, change TIMERx\_CAR on the go





#### Counter down counting

In this mode, the counter counts down continuously from the counter-reload value, which is defined in the TIMERx\_CAR register, to 0 in a count-down direction. Once the counter reaches to 0, the counter the counter will start counting down from the counter-reload value again and an underflow event will be generated. In addition, the update event will be generated after (TIMERx\_CREP+1) times of underflow. The counting direction bit DIR in the TIMERx\_CTL0 register should be set to 1 for the down-counting mode.

When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to the counter-reload value and generates an update event.

If set the UPDIS bit in TIMERx\_CTL0 register, the update event is disabled.

When an update event occurs, all the shadow registers (repetition counter, auto reload register, prescaler register) are updated.

<u>Figure 18-6. Timing chart of down counting mode, PSC=0/2</u> show some examples of the counter behavior in different clock frequencies when TIMERx\_CAR=0x99.




Figure 18-6. Timing chart of down counting mode, PSC=0/2



CEN PSC\_CLK ARSE = 0CNT\_REG Update event (UPE) Hardware set Update interrupt flag (UPIF) Auto-reload register change CAR Vaule ARSE = 1 CNT\_REG 0 Update event (UPE) Update interrupt flag (UPIF) Hardware set Software clear Auto-reload register 120 99 120 change CAR Vaule change CAR Vaule Auto-reload shadow register 120 120

Figure 18-7. Timing chart of down counting mode, change TIMERx\_CAR on the go

#### Counter center-aligned counting

In the center-aligned counting mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting direction and generates an underflow event when the counter counts to 1 in the down-counting direction. The counting direction bit DIR in the TIMERx\_CTL0 register is read-only and indicates the counting direction when in the center-aligned mode.

Setting the UPG bit in the TIMERx\_SWEVG register will initialize the counter value to 0 and generates an update event irrespective of whether the counter is counting up or down in the center-align counting mode.

The UPIF bit in the TIMERx\_INTF register can be set to 1 either when an underflow event or an overflow event occurs. While the CHxIF bit is associated with the value of CAM in TIMERx CTL0. The details refer to Figure 18-8. Center-aligned counter timechart.

If set the UPDIS bit in the TIMERx\_CTL0 register, the update event is disabled.


When an update event occurs, all the shadow registers (repetition counter, auto-reload register, prescaler register) are updated.

Figure 18-8. Center-aligned counter timechart show some examples of the counter



behavior when TIMERx\_CAR=0x99. TIMERx\_PSC=0x0

Figure 18-8. Center-aligned counter timechart



#### Update event (from overflow/underflow) rate configuration

The rate of update events generation (from overflow and underflow events) can be configured by the TIMERx\_CREP register. Counter repetition is used to generator update event or updates the timer registers only after a given number (N+1) of cycles of the counter, where N is CREP in TIMERx\_CREP register. The repetition counter is decremented at each counter overflow (does not exist in down counting mode) and underflow (does not exist in up counting mode).


Setting the UPG bit in the TIMERx\_SWEVG register will reload the content of CREP in TIMERx\_CREP register and generator an update event.

The new written CREP value will not take effect until the next update event. When the value of CREP is odd, and the counter is counting in center-aligned mode, the update event is




generated (on overflow or underflow) depending on when the written CREP value takes effect. If an update event is generated by software after writing an odd number to CREP, the update events will be generated on the underflow. If the next update event occurs on overflow after writing an odd number to CREP, then the subsequent update events will be generated on the overflow.

Figure 18-9. Repetition timechart for center-aligned counter



TIMERx\_CREP = 0x1
UPIF

TIMERx\_CREP = 0x2
UPIF\_








Figure 18-11. Repetition timechart for down-counter

#### Input capture and output compare channels


The advanced timer has four independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

#### ■ Channel input capture function

Channel input capture function allows the channel to perform measurements such as pulse timing, frequency, period, duty cycle and so on. The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. When a selected edge occurs on the channel input, the current value of the counter is captured into the TIMERx\_CHxCV register, at the same time the CHxIF bit is set and the channel interrupt is generated if enabled by CHxIE = 1.



Figure 18-12. Channel input capture principle



One of channels' input signals (CIx) can be chosen from the TIMERx\_CHx signal or the Excusive-OR function of the TIMERx\_CH0, TIMERx\_CH1 and TIMERx\_CH2 signals. First, the channel input signal (CIx) is synchronized to TIMER\_CK domain, and then sampled by a digital filter to generate a filtered input signal. Then through the edge detector, the rising and falling edge are detected. You can select one of them by CHxP. One more selector is for the other channel and trig, controlled by CHxMS. The IC\_prescaler make several the input event generate one effective capture event. On the capture event, CHxVAL will restore the value of Counter.

So the process can be divided to several steps as below:

Step1: Filter configuration. (CHxCAPFLT in TIMERx\_CHCTL0)
Based on the input signal and requested signal quality, configure compatible CHxCAPFLT.

**Step2**: Edge selection. (CHxP/CHxNP in TIMERx\_CHCTL2) Rising or falling edge, choose one by CHxP/CHxNP.

**Step3**: Capture source selection. (CHxMS in TIMERx\_CHCTL0)

As soon as you select one input capture source by CHxMS, you have set the channel to input mode ( CHxMS!=0x0) and TIMERx\_CHxCV cannot be written any more.

**Step4**: Interrupt enable. (CHxIE and CHxDEN in TIMERx\_DMAINTEN)

Enable the related interrupt enable; you can got the interrupt and DMA request.

Step5: Capture enables. (CHxEN in TIMERx\_CHCTL2)

Result: when you wanted input signal is got, TIMERx\_CHxCV will be set by counter's value.



And CHxIF is asserted. If the CHxIF is high, the CHxOF will be asserted also. The interrupt and DMA request will be asserted based on the configuration of CHxIE and CHxDEN in TIMERx\_DMAINTEN.

**Direct generation**: if you want to generate a Interrupt or DMA request, you can set CHxG by software directly.

The channel input capture function can be also used for pulse width measurement from signals on the TIMERx\_CHx pins. For example, PWM signal connect to CI0 input. Select channel 0 capture signals to CI0 by setting CH0MS to 2'b01 in the channel control register (TIMERx\_CHCTL0) and set capture on rising edge. Select channel 1 capture signal to CI0 by setting CH1MS to 2'b10 in the channel control register (TIMERx\_CHCTL0) and set capture on falling edge. The counter set to restart mode and restart on channel 0 rising edge. Then the TIMERX\_CH0CV can measure the PWM period and the TIMERx\_CH1CV can measure the PWM duty.

#### ■ Channel output compare function

In channel output compare function, the TIMERx can generate timed pulses with programmable position, polarity, duration and frequency. When the counter matches the value in the CHxVAL register of an output compare channel, the channel (n) output can be set, cleared, or toggled based on CHxCOMCTL. When the counter reaches the value in the CHxVAL register, the CHxIF bit is set and the channel (n) interrupt is generated if CHxIE = 1. And the DMA request will be assert, if CxCDE=1.

So the process can be divided to several steps as below:

**Step1:** Clock Configuration. Such as clock source, clock prescaler and so on.

**Step2:** Compare mode configuration.

- \* Set the shadow enable mode by CHxCOMSEN
- \* Set the output mode (Set/Clear/Toggle) by CHxCOMCTL.
- \* Select the active high polarity by CHxP/CHxNP
- \* Enable the output by CHxEN

Step3: Interrupt/DMA-request enables configuration by CHxIE/CxCDE


**Step4:** Compare output timing configuration by TIMERx\_CAR and TIMERx\_CHxCV About the CHxVAL; you can change it on the go to meet the waveform you expected.

**Step5:** Start the counter by CEN.

The timechart below show the three compare modes toggle/set/clear. CAR=0x63, CHxVAL=0x3.







#### **Output PWM function**

In the output PWM function (by setting the CHxCOMCTL bits to 3'b110 (PWM mode0) or to 3'b 111(PWM mode1), the channel can generate PWM waveform according to the TIMERx\_CAR registers and TIMERx\_CHxCV registers.

Based on the counter mode, we can also divide PWM into EAPWM (Edge aligned PWM) and CAPWM (Centre aligned PWM).

The EAPWM period is determined by TIMERx\_CAR and duty cycle is determined by TIMERx\_CHxCV. <u>Figure 18-14. EAPWM timechart</u> shows the EAPWM output and interrupts waveform.

The CAPWM period is determined by 2\*TIMERx\_CAR, and duty cycle is by 2\*TIMERx\_CHxCV. <u>Figure 18-15. CAPWM timechart</u> shows the CAPWM output and interrupts waveform.

If TIMERx\_CHxCV is greater than TIMERx\_CAR, the output will be always active under PWM mode0 (CHxCOMCTL==3'b110).

And if TIMERx\_CHxCV is equal to zero, the output will be always inactive under PWM mode0 (CHxCOMCTL==3'b110).

Figure 18-14. EAPWM timechart





Figure 18-15. CAPWM timechart



#### Channel output prepare signal

When the TIMERx is used in the compare match output mode, the OxCPRE signal (Channel x Output prepare signal) is defined by setting the CHxCOMCTL filed. The OxCPRE signal has several types of output function. These include, keeping the original level by setting the CHxCOMCTL field to 0x00, set to 1 by setting the CHxCOMCTL field to 0x01, set to 0 by setting the CHxCOMCTL field to 0x02 or signal toggle by setting the CHxCOMCTL field to



0x03 when the counter value matches the content of the TIMERx\_CHxCV register.

The PWM mode 0 and PWM mode 1 outputs are also another kind of OxCPRE output which is setup by setting the CHxCOMCTL field to 0x06/0x07. In these modes, the OxCPRE signal level is changed according to the counting direction and the relationship between the counter value and the TIMERx\_CHxCV content. With regard to a more detail description refer to the relative bit definition.

Another special function of the OxCPRE signal is a forced output which can be achieved by setting the CHxCOMCTL field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx\_CHxCV values.

The OxCPRE signal can be forced to 0 when the ETIFE signal is derived from the external ETI pin and when it is set to a high level by setting the CHxCOMCEN bit to 1 in the TIMERx\_CHCTL0 register. The OxCPRE signal will not return to its active level until the next update event occurs.

#### Channel output complementary PWM

Function of complementary is for a pair of CHx\_O and CHx\_ON. Those two output signals cannot be active at the same time. The TIMERx has 4 channels, but only the first three channels have this function. The complementary signals CHx\_O and CHx\_ON are controlled by a group of parameters: the CHxEN and CHxNEN bits in the TIMERx\_CHCTL2 register and the POEN, ROS, IOS, ISOx and ISOxN bits in the TIMERx\_CCHP and TIMERx\_CTL1 registers. The outputs polarity is determined by CHxP and CHxNP bits in the TIMERx\_CHCTL2 register.



Table 18-2. Complementary outputs controlled by parameters

			y Parame		Outpu	ut Status			
POEN	ROS	IOS	CHxEN	CHXNEN	CHx_O CHx_ON				
			0	0		Hx_ON = LOW ON output disable <sup>(1)</sup> .			
				1	CHx_O/ CHx_ON	I output "off-state" (2):			
		0		0	the CHx_O/ CHx_ON outpu	t inactive level firstly: CHx_O =			
			1		CHxP, CHx_ON = CHxN	P; If the clock for deadtime			
0	0/1		'	1	generator is present, after CHx_ON = ISOxN. (3)	a deadtime: CHx_O = ISOx,			
					CHx_O/ CHx_O	N output "off-state":			
					the CHx_O/ CHx_ON outp	ut inactive level firstly: CHx_O			
		1	x	x	= CHxP, CHx_ON = CHx	NP; If the clock for deadtime			
					generator is present, after	a deadtime: CHx_O = ISOx,			
					CHx_OI	N = ISOxN.			
				0	CHx_O/CHx_ON = LOW				
				U	CHx_O/CHx_0	ON output disable.			
			0		CHx_O = LOW	CHx_ON =OxCPRE ⊕			
				1	CHx_O output disable.	<sup>(4)</sup> CHxNP			
	0					CHx_ON output enable.			
				0	CHx_O=OxCPRE   CHxP	CHx_ON = LOW			
					CHx_O output enable.	CHx_ON output disable.			
			1		CHx_O=OxCPRE ⊕ CHxP	CHx_ON =(!OxCPRE) <sup>(5)</sup> ⊕			
_				1	CHx_O output enable.	CHxNP.			
1		0/1			011 0 011 0	CHx_ON output enable.			
				0	CHx_O = CHxP	CHx_ON = CHxNP			
			0		CHx_O output "off-state".  CHx_O = CHxP	CHx_ON output "off-state".			
				1		CHx_ON =OxCPRE   CHx_ON output onable			
	1				CHx_O output "off-state"  CHx_O=OxCPRE   CHxP	CHx_ON output enable  CHx_ON = CHxNP			
				0	CHx_O output enable	CHx_ON output "off-state".			
			1			CHx_ON =(!OxCPRE) ⊕			
		'	1	CHx_O=OxCPRE   CHxP	CHxNP				
					CHx_O output enable	CHx_ON output enable.			

#### Note:

- (1) output disable: the CHx\_O / CHx\_ON are disconnected to corresponding pins, the pin is floating with GPIO pull up/down setting which will be Hi-Z if no pull.
- (2) "off-state": CHx\_O / CHx\_ON output with inactive state (e.g., CHx\_O = 0 ⊕ CHxP = CHxP).
- (3) See Break mode section for more details.
- (4) ⊕: Xor calculate.
- (5) (!OxCPRE): the complementary output of the OxCPRE signal.



#### Insertion dead time for complementary PWM

The dead time insertion is enabled when both CHxEN and CHxNEN are 1'b1, and set POEN is also necessary. The field named DTCFG defines the dead time delay that can be used for all channels expect for channel 3. The detail about the delay time, refer to the register TIMERx\_CCHP.

The dead time delay insertion ensures that no two complementary signals drive the active state at the same time.


When the channel (x) match (TIMERx counter = CHxVAL) occurs, OxCPRE will be toggled because under PWM0 mode. At point A in the <u>Figure 18-16. Complementary output with dead-time insertion</u>. CHx\_O signal remains at the low value until the end of the deadtime delay, while CHx\_ON will be cleared at once. Similarly, At point B when counter match (counter = CHxVAL) occurs again, OxCPRE is cleared, CHx\_O signal will be cleared at once, while CHx\_ON signal remains at the low value until the end of the dead time delay.

Sometimes, we can see corner cases about the dead time insertion. For example:

The dead time delay is greater than or equal to the CHx\_O duty cycle, then the CHx\_O signal is always the inactive value. (as show in the <u>Figure 18-16. Complementary output with dead-time insertion.</u>)

 The dead time delay is greater than or equal to the CHx\_ON duty cycle, then the CHx\_ON signal is always the inactive value.

Figure 18-16. Complementary output with dead-time insertion.



#### **Break mode**

In this mode, the output CHx\_O and CHx\_ON are controlled by the POEN, IOS and ROS bits in the TIMERx\_CCHP register, ISOx and ISOxN bits in the TIMERx\_CTL1 register and cannot be set both to active level when break occurs. The break sources are input break pin and



HXTAL stuck event by Clock Monitor (CKM) in RCU. The break function enabled by setting the BRKEN bit in the TIMERx\_CCHP register. The break input polarity is setting by the BRKP bit in TIMERx\_CCHP.

When a break occurs, the POEN bit is cleared asynchronously, the output CHx\_O and CHx\_ON are driven with the level programmed in the ISOx bit and ISOxN in the TIMERx\_CTL1 register as soon as POEN is 0. If IOS is 0 then the timer releases the enable output else the enable output remains high. The complementary outputs are first put in reset state, and then the dead-time generator is reactivated in order to drive the outputs with the level programmed in the ISOx and ISOxN bits after a dead-time.

When a break occurs, the BRKIF bit in the TIMERx\_INTF register is set. If BRKIE is 1, an interrupt generated.

**BRKIN OxCPRE** CHx\_O = IS0xCHxEN: 1 CHxNEN: 1 CHxP : 0 CHxNP : 0  $ISOx = \sim ISOxN$ CHx\_ON = ISOxN IS0x CHxEN: 1 CHxNEN: 0 CHx\_O CHxP: 0 CHxNP: 0 = ISOxN $ISOx = \sim ISOxN$ CHx\_ON CHxEN: 1 CHxNEN: 0 CHx\_O CHxP:0 CHxNP:0 ISOx = ISOxNCHx\_ON

Figure 18-17. Output behavior in response to a break(The break high active)

#### Quadrature decoder

The quadrature decoder function uses two quadrature inputs CI0FE0 and CI1FE1 derived from the TIMERx\_CH0 and TIMERx\_CH1 pins respectively to interact to control the counter value. The DIR bit is modified during each input source transition. The counter can be changed by the edges of CI0FE0 only, CI1FE1 only or both CI0FE0 and CI1FE1, the selection mode by setting the SMC[2:0] to 0x01, 0x02 or 0x03. The mechanism for changing the counter direction is shown in <u>Table 18-3</u>. <u>Counting direction in different quadrature decoder mode</u>. The quadrature decoder can be regarded as an external clock with a directional selection. This means that the counter counts continuously in the interval between 0 and the counter-period value. Therefore, TIMERx\_CAR register must be configured before



the counter starts to count.

Table 18-3. Counting direction in different quadrature decoder mode

Counting mode	Level	CIO	FE0	CI1FE1		
Counting mode	Level	Rising	Falling	Rising	Falling	
Quadrature decoder mode 0	CI1FE1=1	Down	Up	-	-	
SMC[2:0]=3'b000	CI1FE1=0	Up	Down	-	-	
Quadrature decoder mode 1	CI0FE0=1	-	-	Up	Down	
SMC [2:0]=3'b010	CI0FE0=0	-	-	Down	Up	
	CI1FE1=1	Down	Up	Χ	Х	
Quadrature decoder mode 2	CI1FE1=0	Up	Down	Х	Х	
SMC [2:0]=3'b011	CI0FE0=1	Х	Х	Up	Down	
	CI0FE0=0	Х	Х	Down	Up	

**Note:** "-" means "no counting"; "X" means impossible. "0" means "low level", "1" means "high level".

Figure 18-18. Counter behavior with CI0FE0 polarity non-inverted in mode 2





Figure 18-19. Counter behavior with Cl0FE0 polarity inverted in mode 2



#### Hall sensor function

Hall sensor is generally used to control BLDC Motor; advanced timer can support this function.



<u>Figure 18-20. Hall sensor is used to BLDC motor</u> show how to connect. And we can see we need two timers. First TIMER\_in (Advanced/GeneralL0 TIMER) should accept three HALL sensor signals.

Each of the three input of HALL sensors provides a pulse that applied to an input capture pin, can then be analyzed and both speed and position can be deduced.

By the internal connection such as TRGO-ITIx, TIMER\_in and TIMER\_out can be connected. TIMER\_out will generate PWM signal to control BLDC motor's speed based on the ITRx. Then, the feedback circuit is finished, also you change configuration to fit your request.

About the TIMER\_in, it need have input XOR function, so you can choose from Advanced/GeneralL0 TIMER.

And TIMER\_out need have functions of complementary and Dead-time, so only advanced timer can be chosen. Else, based on the timers' internal connection relationship, pair's timers can be selected. For example:

TIMER\_in (TIMER0) -> TIMER\_out (TIMER7 ITI0)

TIMER\_in (TIMER1) -> TIMER\_out (TIMER0 ITI1)

And so on.

After getting appropriate timers combination, and wire connection, we need to configure timers. Some key settings include:

- Enable XOR by setting TIOS, then, each of input signal change will make the CI0 toggle. CH0VAL will record the value of counter at that moment.
- Enable ITIx connected to commutation function directly by setting CCUC and CCSE.
- Configuration PWM parameter based on your request.

Figure 18-20. Hall sensor is used to BLDC motor








Figure 18-21. Hall sensor timing between two timers

#### Advanced/General L0 TIMER\_in under input capture mode



#### Advanced TIMER\_out under output compare mode(PWM with Dead-time)



#### **Master-slave management**

The TIMERx can be synchronized with a trigger in several modes including the restart mode, the pause mode and the event mode which is selected by the SMC [2:0] in the TIMERx\_SMCFG register. The trigger input of these modes can be selected by the TRGS [2:0] in the TIMERx\_SMCFG register.

Table 18-4. Slave mode examples


	Mode Selection	Source Selection	Polarity Selection	Filter and Prescaler		
	SMC[2:0]	TRGS[2:0]	If you choose the CI0FE0	For the ITIx no filter and		
	3'b100 (restart	000: ITI0	or CI1FE1, configure the	prescaler can be used.		
LIST	mode)	001: ITI1	CHxP and CHxNP for the	For the Clx, configure Filter		
LIST	3'b101 (pause	010: ITI2	polarity selection and	by CHxCAPFLT, no		
	mode)	011: ITI3	inversion.	prescaler can be used.		
	3'b110 (event	100: CI0F_ED	If you choose the ETIF,	For the ETIF, configure		



# GD32A490 User Manual

				TOO GOOT THATTAGE			
	Mode Selection	Source Selection	Polarity Selection	Filter and Prescaler			
	mode)	101: CI0FE0 110: CI1FE1 111: ETIFP	configure the ETP for polarity selection and inversion.	Filter by ETFC and Prescaler by ETPSC.			
	Restart mode The counter can be clear and restart when a rising trigger input.	TRGS[2:0]=3'b0 00 For ITI0, no polarity For the ITI0, no filte ITI0 is the selector can be used. prescaler can be used.					
	Fi	gure 18-22. Res	tart mode				
Exam1		CEN CNT_REG UPIF ITIO TRGIF	94 95 96 97 98 99 0 1 2 3 4 0 1 2 x				
	Pause mode The counter can be paused when the trigger input is low.	TRGS[2:0]=3'b1 01 CI0FE0 is the selection.	TI0S=0(Non-xor) [CH0NP==0, CH0P==0] no inverted. Capture will be sensitive to the rising edge only.	Filter is bypass in this example.			
	Fig	gure 18-23. Pau	se mode				
Exam2			94 (90	\(\sigma \) \(\sig			
Exam3	Event mode The counter will start to count when a rising	TRGS[2:0]=3'b1  11  ETIF is the selection.	ETP = 0 no polarity change.	ETPSC = 1, divided by 2.  ETFC = 0, no filter			





#### Single pulse mode

Single pulse mode is opposite to the repetitive mode, which can be enabled by setting SPM in TIMERx\_CTL0. When you set SPM, the counter will be clear and stop when the next update event. In order to get pulse waveform, you can set the TIMERx to PWM mode or compare by CHxCOMCTL.

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit CEN in the TIMERx\_CTL0 register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the CEN bit to 1 using software. Setting the CEN bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the CEN bit at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held.

In the single pulse mode, the trigger active edge which sets the CEN bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the TIMERx\_CHxCV value. In order to reduce the delay to a minimum value, the user can set the CHxCOMFEN bit in each TIMERx\_CHCTL0/1 register. After a trigger rising occurs in the single pulse mode, the OxCPRE signal will immediately be forced to the state which the OxCPRE signal will change to, as the compare match event occurs without taking the comparison result into account. The CHxCOMFEN bit is available only when the output channel is configured to operate in the PWM0 or PWM1 output mode and the trigger source is derived from the trigger signal.

<u>Figure 18-25. Single pulse mode, TIMERx CHxCV = 4, TIMERx CAR=99</u> shows an example.



TIMER\_CK (PSC\_CLK) Under SPM, counter stop CI3

CNT\_REG 0 1 2 3 4 5 .... 98 99 00

OxCPRE

Figure 18-25. Single pulse mode, TIMERx\_CHxCV = 4, TIMERx\_CAR=99

#### **Timers interconnection**

Timer can be configured as interconnection, that is, one timer which operate in the master mode outputs TRGO signal to control another timer which operate in the slave mode, TRGO include reset evevt, start evevt, update evevt, capture/compare pulse evevt, compare evevt. slave timer received the ITIx and performs the corresponding mode, include internal clock mode, quadrature decoder mode, restart mode, pause mode, event mode, external clock mode.

<u>Figure 18-26. Timer0 Master/Slave mode timer example</u> shows the timer0 trigger selection when it is configured in slave mode.






Figure 18-26. Timer0 master/slave mode timer example

Other interconnection examples:

Timer 2 as prescaler for timer 0

We configure Timer2 as a prescaler for Timer 0. Refer to <u>Figure 18-26. Timer0 Master/Slave</u> <u>mode timer example</u> for connections. Do as bellow:

- Configure Timer2 in master mode and select its update event (UPE) as trigger output (MMC=3'b010 in the TIMER2\_CTL1 register). Then timer2 drives a periodic signal on each counter overflow.
- 2. Configure the Timer2 period (TIMER2\_CAR registers).
- 3. Select the Timer0 input trigger source from Timer2(TRGS=3'b010 in the TIMERx\_SMCFG register).
- 4. Configure Timer0 in external clock mode 0 (SMC=3'b111 in TIMERx\_SMCFG register).
- 5. Start Timer0 by writing '1 in the CEN bit (TIMER0 CTL0 register).
- 6. Start Timer2 by writing '1 in the CEN bit (TIMER2\_CTL0 register).
- Using an external trigger to start 2 timers synchronously

We configure the start of Timer0 is triggered by the enable of Timer2, and Timer2 is triggered by its CI0 input rises edge. To ensure 2 timers start synchronously, Timer2 must be configured




in Master/Slave mode. Do as follow:

- Configure Timer2 slave mode to get the input trigger from CI0 (TRGS=3'b100 in the TIMER2\_SMCFG register).
- 2. Configure Timer2 in event mode (SMC=3'b110 in the TIMER2 SMCFG register).
- 3. Configure the Timer2 in Master/Slave mode by writing MSM=1 (TIMER2\_SMCFG register).
- 4. Configure Timer0 to get the input trigger from Timer2 (TRGS=3'b010 in the TIMERx\_SMCFG register).
- 5. Configure Timer0 in event mode (SMC=3'b110 in the TIMER0\_SMCFG register).

When a rising edge occurs on Timer2's CI0, two timer's counters start counting synchronously on the internal clock and both TRGIF flags are set.

Figure 18-27. Triggering TIMER0 and TIMER2 with TIMER2's CI0 input



#### **Timer DMA mode**

Timer's DMA mode is the function that configures timer's register by DMA module. The relative registers are TIMERx\_DMACFG and TIMERx\_DMATB. Of course, you have to enable a DMA request which will be asserted by some internal event. When the interrupt event was asserted, TIMERx will send a request to DMA, which is configured to M2P mode and PADDR is TIMERx\_DMATB, then DMA will access the TIMERx\_DMATB. In fact, register TIMERx\_DMATB is only a buffer; timer will map the TIMERx\_DMATB to an internal register,



appointed by the field of DMATA in TIMERx\_DMACFG . If the field of DMATC in TIMERx\_DMACFG is 0(1 transfer), then the timer's DMA request is finished. While if TIMERx\_DMATC is not 0, such as 3(4 transfers), then timer will send 3 more requests to DMA, and DMA will access timer's registers DMATA+0x4, DMATA+0x8, DMATA+0xc at the next 3 accesses to TIMERx\_DMATB. In one word, one time DMA internal interrupt event assert, DMATC+1 times request will be send by TIMERx.

If one more time DMA request event coming, TIMERx will repeat the process as above.

#### Timer debug mode

When the Cortex®-M4 halted, and the TIMERx\_HOLD configuration bit in DBG\_CTL2 register is set to 1, the TIMERx counter stops.



# **18.1.4. TIMERx registers(x=0, 7)**

TIMER0 base address: 0x4001 0000

TIMER7 base address: 0x4001 0400

# Control register 0 (TIMERx\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CKDI	V[1:0]	ARSE	CAN	I[1:0]	DIR	SPM	UPS	UPDIS	CEN
						-	34/	r.w.		M	r)4/	nw.	DA/	r)4/	rw.

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9:8	CKDIV[1:0]	Clock division
		The CKDIV bits can be configured by software to specify division factor between
		the CK_TIMER and the dead-time and digital filter sample clock (DTS).
		00: fdts=fck_timer
		01: fdts= fck_timer /2
		10: fdts= fck_timer /4
		11: Reserved
7	ARSE	Auto-reload shadow enable
		0: The shadow register for TIMERx_CAR register is disabled
		1: The shadow register for TIMERx_CAR register is enabled
6:5	CAM[1:0]	Counter aligns mode selection
		00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the DIR bit.
		01: Center-aligned and counting down assert mode. The counter counts under
		center-aligned and channel is configured in output mode (CHxMS=00 in
		TIMERx_CHCTL0 register). Only when counting down, CHxF bit can be set.
		10: Center-aligned and counting up assert mode. The counter counts under center-
		aligned and channel is configured in output mode (CHxMS=00 in TIMERx_CHCTL0
		register). Only when counting up, CHxF bit can be set.
		11: Center-aligned and counting up/down assert mode. The counter counts under
		center-aligned and channel is configured in output mode (CHxMS=00 in
		TIMERx_CHCTL0 register). Both when counting up and counting down, CHxF bit
		can be set.



		OD32A+30 O3CI Wandai
		After the counter is enabled, cannot be switched from 0x00 to non 0x00.
4	DIR	Direction
		0: Count up
		1: Count down
		If the timer work in center-aligned mode or decoder mode, this bit is read only.
3	SPM	Single pulse mode.
		0: Single pulse mode disable. The counter continues after update event.
		1: Single pulse mode enable. The counter counts until the next update event occurs.
2	UPS	Update source
		This bit is used to select the update event sources by software.
		0: These events generate update interrupts or DMA requests:
		The UPG bit is set
		The counter generates an overflow or underflow event
		The restart mode generates an update event.
		1: This event generates update interrupts or DMA requests:
		The counter generates an overflow or underflow event
1	UPDIS	Update disable.
		This bit is used to enable or disable the update event generation.
		0: Update event enable. When an update event occurs, the corresponding shadow
		registers are loaded with their preloaded values. These events generate update
		event:
		The UPG bit is set
		The counter generates an overflow or underflow event
		The restart mode generates an update event.
		1: Update event disable.
		Note: When this bit is set to 1, setting UPG bit or the restart mode does not generate
		an update event, but the counter and prescaler are initialized.
0	CEN	Counter enable
		0: Counter disable
		1: Counter enable
		The CEN bit must be set by software when timer works in external clock, pause
		mode and decoder mode.
	Comtral non	into a 4 (TIMED) a CTI 4)
		ister 1 (TIMERx_CTL1)
	Address offse	
	Reset value: (	0x0000 0000
	This register h	nas to be accessed by word (32-bit).
	30 29 28	27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	ISO3	ISO2N	ISO2	ISO1N	ISO1	ISO0N	ISO0	TIOS		MMC[2:0]		DMAS	CCUC	Reserved	CCSE
	P.4/	nu	F14/	P.1/	F144	211	nu	n.,		nu.		nu	n.,		P.44

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	ISO3	Idle state of channel 3 output Refer to ISO0 bit
13	ISO2N	Idle state of channel 2 complementary output Refer to ISO0N bit
12	ISO2	Idle state of channel 2 output Refer to ISO0 bit
11	ISO1N	Idle state of channel 1 complementary output Refer to ISO0N bit
10	ISO1	Idle state of channel 1 output Refer to ISO0 bit
9	ISO0N	Idle state of channel 0 complementary output 0: When POEN bit is reset, CH0_ON is set low. 1: When POEN bit is reset, CH0_ON is set high This bit can be modified only when PROT [1:0] bits in TIMERx_CCHP register is 00.
8	ISO0	Idle state of channel 0 output  0: When POEN bit is reset, CH0_O is set low.  1: When POEN bit is reset, CH0_O is set high  The CH0_O output changes after a dead-time if CH0_ON is implemented. This bit can be modified only when PROT [1:0] bits in TIMERx_CCHP register is 00.
7	TIOS	Channel 0 trigger input selection  0: The TIMERx_CH0 pin input is selected as channel 0 trigger input.  1: The result of combinational XOR of TIMERx_CH0, CH1 and CH2 pins is selected as channel 0 trigger input.
6:4	MMC[2:0]	Master mode control These bits control the selection of TRGO signal, which is sent in master mode to slave timers for synchronization function.  000: When a counter reset event occurs, a TRGO trigger signal is output. The counter resert source:  Master timer generate a reset the UPG bit in the TIMERx_SWEVG register is set
		001: Enable. When a conter start event occurs, a TRGO trigger signal is output. The counter start source :  CEN control bit is set



The trigger input in pause mode is high

010: When an update event occurs, a TRGO trigger signal is output. The update source depends on UPDIS bit and UPS bit.

011: When a capture or compare pulse event occurs in channel0, a TRGO trigger signal is output.

100: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O0CPRE.

101: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O1CPRE.

110: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O2CPRE.

111: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O3CPRE.

3 DMAS DMA request source selection

0: When capture or compare event occurs, the DMA request of channel x is sent

1: When update event occurs, the DMA request of channel x is sent.

2 CCUC Commutation control shadow register update control

When the commutation control shadow enable (for CHxEN, CHxNEN and CHxCOMCTL bits) are set (CCSE=1), these shadow registers update are controlled as below:

0: The shadow registers update by when CMTG bit is set.

1: The shadow registers update by when CMTG bit is set or a rising edge of TRGI occurs.

When a channel does not have a complementary output, this bit has no effect.

1 Reserved Must be kept at reset value.

0 CCSE Commutation control shadow enable

The shadow registers for CHxEN, CHxNEN and CHxCOMCTL bits are disabled.
 The shadow registers for CHxEN, CHxNEN and CHxCOMCTL bits are enabled.
 After these bits have been written, they are updated based when commutation event coming.

When a channel does not have a complementary output, this bit has no effect.

#### Slave mode configuration register (TIMERx\_SMCFG)

Address offset: 0x08
Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

29 30 28 26 25 21 31 20 19 18 17 16 Reserved 15 13 12 0 14 11 10



ETP	SMC1	ETPSC[1:0]	ETFC[3:0]	MSM	TRGS[2:0]	Reserved	SMC[2:0]
rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15	ETP	External trigger polarity
		This bit specifies the polarity of ETI signal
		0: ETI is active at rising edge or high level .
		1: ETI is active at falling edge or low level .
14	SMC1	Part of SMC for enable External clock mode1.
		In external clock mode 1, the counter is clocked by any active edge on the ETIFP
		signal.
		0: External clock mode 1 disabled
		1: External clock mode 1 enabled.
		When the slave mode is configured as restart mode, pause mode or event mode,
		the timer can still work in the external clock 1 mode by setting this bit. But the TRGS
		bits must not be 3'b111 in this case.
		The clock source of the timer will be ETIFP if external clock mode 0 and external
		clock mode 1 are configured at the same time.
		<b>Note:</b> External clock mode 0 enable is in this register's SMC[2:0] bit-filed.
13:12	ETPSC[1:0]	The prescaler of external trigger
		The frequency of external trigger signal ETIFP must not be at higher than 1/4 of
		TIMER_CK frequency. When the external trigger signal is a fast clock, the prescaler
		can be enabled to reduce ETIFP frequency.
		00: Prescaler disable.
		01: The prescaler is 2.
		10: The prescaler is 4.
		11: The prescaler is 8.
11:8	ETFC[3:0]	External trigger filter control
		The external trigger can be filtered by digital filter and this bit-field configure the filtering capability.
		Basic principle of digital filter: continuously sample the external trigger signal

The filtering capability configuration is as follows:

an effective level.

according to  $f_{\mathsf{SAMP}}$  and record the number of times of the same level of the signal. After reaching the filtering capacity configured by this bit-field, it is considered to be

EXTFC[3:0]	Times	fsamp
4'b0000	Filter o	lisabled.
4'b0001	2	
4'b0010	4	fck_timer
4'b0011	8	



4'b0100	6	f/0
4'b0101	8	f <sub>DTS_CK</sub> /2
4'b0110	6	f=== 0/4
4'b0111	8	f <sub>DTS_CK</sub> /4
4'b1000	6	f=== 0/Q
4'b1001	8	f <sub>DTS_СК</sub> /8
4'b1010	5	
4'b1011	6	f <sub>DTS_CK</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS_CK</sub> /32
4'b1111	8	

#### 7 MSM

#### Master-slave mode

This bit can be used to synchronize selected timers to begin counting at the same time. The TRGI is used as the start event, and through TRGO, timers are connected together.

0: Master-slave mode disable

1: Master-slave mode enable

#### 6:4 TRGS[2:0]

#### Trigger selection

This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter.

000: ITI0 001: ITI1 010: ITI2 011: ITI3 100: CI0F\_ED 101: CI0FE0

110: CI1FE1

111: ETIFP

These bits must not be changed when slave mode is enabled.

#### 3 Reserved

Must be kept at reset value.

#### 2:0 SMC[2:0]

#### Slave mode control

000: Disable mode. The slave mode is disabled; The prescaler is clocked directly by the internal clock (TIMER\_CK) when CEN bit is set high.

001: Quadrature decoder mode 0.The counter counts on CI0FE0 edge, while the direction depends on CI1FE1 level.

010: Quadrature decoder mode 1.The counter counts on CI1FE1 edge, while the direction depends on CI0FE0 level.

011: Quadrature decoder mode 2.The counter counts on both CI0FE0 and CI1FE1 edge, while the direction depends on each other.

100: Restart mode. The counter is reinitialized and an update event is generated on the rising edge of the selected trigger input.



101: Pause mode. The trigger input enables the counter clock when it is high and disables the counter clock when it is low.

110: Event mode. A rising edge of the trigger input enables the counter.

111: External clock mode 0. The counter counts on the rising edges of the selected trigger.

## DMA and interrupt enable register (TIMERx\_DMAINTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

			•				•	•	,						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TRGDEN	CMTDEN	CH3DEN	CH2DEN	CH1DEN	CH0DEN	UPDEN	BRKIE	TRGIE	CMTIE	CH3IE	CH2IE	CH1IE	CH0IE	UPIE
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions	
31:15	Reserved	Must be kept at reset value.	
14	TRGDEN	Trigger DMA request enable	
		0: disabled	
		1: enabled	
13	CMTDEN	Commutation DMA request enable	
		0: disabled	
		1: enabled	
12	CH3DEN	Channel 3 capture/compare DMA request enable	
		0: disabled	
		1: enabled	
11	CH2DEN	Channel 2 capture/compare DMA request enable	
		0: disabled	
		1: enabled	
10	CH1DEN	Channel 1 capture/compare DMA request enable	
		0: disabled	
		1: enabled	
9	CH0DEN	Channel 0 capture/compare DMA request enable	
		0: disabled	
		1: enabled	
8	UPDEN	Update DMA request enable	
		0: disabled	
			399



algabe												<u> </u>	<u> </u>	<u> IVIGII</u>	<del>uu</del> i	
_					1: enab	oled										
7		BRKIE			Break i	nterrupt	t enable									
					0: disal	oled										
					1: enab	oled										
6		TRGIE			Trigger	interru	pt enabl	е								
					0: disal	oled										
					1: enab	oled										
5		CMTIE			commu	ıtation ir	nterrupt	enable								
					0: disal	oled										
					1: enab	oled										
4		CH3IE			Channe	el 3 cap	ture/con	npare ir	nterrupt	enable						
					0: disal											
					1: enab	oled										
3		CH2IE			Channe	el 2 cap	ture/con	npare ir	nterrupt	enable						
					0: disal											
					1: enab	oled										
2		CH1IE			Channe	el 1 cap	ture/con	npare ir	nterrupt	enable						
					0: disal											
					1: enab	oled										
1		CH0IE			Channe	el 0 cap	ture/con	npare ir	nterrupt	enable						
						0: disabled										
					1: enab	oled										
0		UPIE			Update	interru	pt enabl	е								
					0: disal											
					1: enab	oled										
			=			TIME	Rx_IN <sup>-</sup>	ΓF)								
			ss offse	_												
		Reset	value:	0x000	0 0000											
		This r	egister	has to	be acc	essed	by word	d (32-b	it).							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							Rese	erved								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Reserved		CH3OF	CH2OF	CH1OF	CH0OF	Reserved	BRKIF	TRGIF	CMTIF	CH3IF	CH2IF	CH1IF	CH0IF	UPIF	
			rc_w0	rc_w0	rc_w0	rc_w0		rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	rc_w0	
D!(-		F:-! ·			De											
Bits		Fields			Descri	ptions										

digubevice	•	GD32A490 USEI Manual
31:13	Reserved	Must be kept at reset value.
12	CH3OF	Channel 3 over capture flag
		Refer to CH0OF description
11	CH2OF	Channel 2 over capture flag
		Refer to CH0OF description
10	CH1OF	Channel 1 over capture flag
		Refer to CH0OF description
9	CH0OF	Channel 0 over capture flag
		When channel 0 is configured in input mode, this flag is set by hardware when a
		capture event occurs while CH0IF flag has already been set. This flag is cleared by software.
		0: No over capture interrupt occurred
		1: Over capture interrupt occurred
8	Reserved	Must be kept at reset value.
7	BRKIF	Break interrupt flag
		When the break input is inactive, the bit is set by hardware.
		When the break input is inactive, the bit can be cleared by software.
		0: No active level break has been detected.
		1: An active level has been detected.
6	TRGIF	Trigger interrupt flag
		This flag is set on trigger event and cleared by software. When in pause mode, both
		edges on trigger input generates a trigger event, otherwise, only an active edge on
		trigger input can generates a trigger event.
		0: No trigger event occurred.
		1: Trigger interrupt occurred.
5	CMTIF	Channel commutation interrupt flag
		This flag is set by hardware when channel's commutation event occurs, and cleared
		by software
		0: No channel commutation interrupt occurred
		1: Channel commutation interrupt occurred
4	CH3IF	Channel 3 's capture/compare interrupt flag
		Refer to CH0IF description
3	CH2IF	Channel 2 's capture/compare interrupt flag
		Refer to CH0IF description
2	CH1IF	Channel 1 's capture/compare interrupt flag
		Refer to CH0IF description
1	CH0IF	Channel 0 's capture/compare interrupt flag
		This flag is set by hardware and cleared by software. When channel 0 is in input



mode, this flag is set when a capture event occurs. When channel 0 is in output

mode, this flag is set when a compare event occurs.

0: No Channel 0 interrupt occurred

1: Channel 0 interrupt occurred

0 UPIF Update interrupt flag

This bit is set by hardware on an update event and cleared by software.

0: No update interrupt occurred1: Update interrupt occurred

## **Software event generation register (TIMERx\_SWEVG)**

Address offset: 0x14

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									TRGG	CMTG	CH3G	CH2G	CH1G	CH0G	UPG

Bits	Fields	Descriptions								
31:8	Reserved	Must be kept at reset value.								
7	BRKG	Break event generation								
		This bit is set by software and cleared by hardware automatically. When this bit is								
		set, the POEN bit is cleared and BRKIF flag is set, related interrupt or DMA transfer								
		can occur if enabled.								
		0: No generate a break event								
		1: Generate a break event								
6	TRGG	Trigger event generation								
		This bit is set by software and cleared by hardware automatically. When this bit is								
		set, the TRGIF flag in TIMERx_INTF register is set, related interrupt or DMA transfer								
		can occur if enabled.								
		0: No generate a trigger event								
		1: Generate a trigger event								
5	CMTG	Channel commutation event generation								
		This bit is set by software and cleared by hardware automatically. When this bit is								
		set, channel's capture/compare control registers (CHxEN, CHxNEN and								
		CHxCOMCTL bits) are updated based on the value of CCSE (in the								
		TIMERx_CTL1).								
		0: No affect								



aigusevice		ODOZI (400 OSCI Marida)
		1: Generate channel's c/c control update event
4	CH3G	Channel 3's capture or compare event generation
		Refer to CH0G description
3	CH2G	Channel 2's capture or compare event generation
		Refer to CH0G description
2	CH1G	Channel 1's capture or compare event generation
		Refer to CH0G description
1	CH0G	Channel 0's capture or compare event generation
		This bit is set by software in order to generate a capture or compare event in channel
		0, it is automatically cleared by hardware. When this bit is set, the CH0IF flag is set,
		the corresponding interrupt or DMA request is sent if enabled. In addition, if channel
		1 is configured in input mode, the current value of the counter is captured in
		TIMERx_CH0CV register, and the CH0OF flag is set if the CH0IF flag was already
		high.
		0: No generate a channel 1 capture or compare event
		1: Generate a channel 1 capture or compare event
0	UPG	Update event generation
		This bit can be set by software, and cleared by hardware automatically. When this
		bit is set, the counter is cleared if the center-aligned or up counting mode is selected,
		else (down counting) it takes the auto-reload value. The prescaler counter is cleared
		at the same time.
		0: No generate an update event
		1: Generate an update event

# Channel control register 0 (TIMERx\_CHCTL0)

Address offset: 0x18 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH1COM		4 COMOTI I	0.01	СН1СОМ	СН1СОМ	CH1MS[1:0]		СНОСОМ	CII	OCOMOTI	0.01	СНОСОМ	СНОСОМ		
CEN	Сп	1COMCTL[	2:0]	SEN	FEN			CEN	CH0COMCTL[2:0]			SEN	FEN	CH0MS[1:0]	
	CH1CAPFLT[3:0]			CH1CAF	PSC[1:0]				CH0CAF	PFLT[3:0]		CH0CAP	PSC[1:0]		
	rw			rw		r	w		r	w		r	w	r	w

### Output compare mode:

Bits	Fields	Descriptions						
31:16	Reserved	Must be kept at reset value.						



15	CH1COMCEN	Channel 1 output compare clear enable
		Refer to CH0COMCEN description
14:12	CH1COMCTL[2:0]	Channel 1 compare output control
		Refer to CH0COMCTL description
11	CH1COMSEN	Channel 1 output compare shadow enable
		Refer to CH0COMSEN description
10	CH1COMFEN	Channel 1 output compare fast enable
		Refer to CH0COMFEN description
9:8	CH1MS[1:0]	Channel 1 mode selection
		This bit-field specifies the direction of the channel and the input signal selection.
		This bit-field is writable only when the channel is not active. (CH1EN bit in
		TIMERx_CHCTL2 register is reset).
		00: Channel 1 is programmed as output mode
		01: Channel 1 is programmed as input mode, IS1 is connected to CI1FE1
		10: Channel 1 is programmed as input mode, IS1 is connected to CI0FE1
		11: Channel 1 is programmed as input mode, IS1 is connected to ITS.
		Note: When CH1MS[1:0]=11, it is necessary to select an internal trigger input
		through TRGS bits in TIMERx_SMCFG register.
7	CH0COMCEN	Channel 0 output compare clear enable.
		When this bit is set, if the ETIFP signal is detected as high level, the O0CPRE signal
		will be cleared.
		0: Channel 0 output compare clear disable
		1: Channel 0 output compare clear enable
6:4	CH0COMCTL[2:0]	Channel 0 compare output control
		This bit-field specifies the compare output mode of the the output prepare signal
		O0CPRE. In addition, the high level of O0CPRE is the active level, and CH0_O and
		CH0_ON channels polarity depends on CH0P and CH0NP bits.
		000: Timing mode. The O0CPRE signal keeps stable, independent of the
		comparison between the register TIMERx_CH0CV and the counter TIMERx_CNT.
		001: Set the channel output. O0CPRE signal is forced high when the counter is
		equals to the output compare register TIMERx_CH0CV.
		010: Clear the channel output. O0CPRE signal is forced low when the counter is
		equals to the output compare register TIMERx_CH0CV.
		011: Toggle on match. O0CPRE toggles when the counter is equals to the output
		compare register TIMERx_CH0CV.
		100: Force low. O0CPRE is forced to low level.
		101: Force high. O0CPRE is forced to high level.
		110: PWM mode0. When counting up, O0CPRE is high when the counter is smaller
		than TIMERx_CH0CV, and low otherwise. When counting down, O0CPRE is low
		when the counter is larger than TIMERx_CH0CV, and high otherwise.

111: PWM mode1. When counting up, O0CPRE is low when the counter is smaller

	GD32A490 USEI Manuai
	than TIMERx_CH0CV, and high otherwise. When counting down, O0CPRE is high
	when the counter is larger than TIMERx_CH0CV, and low otherwise.
	If configured in PWM mode, the O0CPRE level changes only when the output
	compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison
	result changes.
	This bit cannot be modified when PROT [1:0] bit-filed in TIMERx_CCHP register is
	11 and CH0MS bit-filed is 00(COMPARE MODE).
CH0COMSEN	Channel 0 compare output shadow enable
	When this bit is set, the shadow register of TIMERx_CH0CV register, which updates
	at each update event, will be enabled.
	0: Channel 0 output compare shadow disable
	1: Channel 0 output compare shadow enable
	The PWM mode can be used without verifying the shadow register only in single pulse mode (when SPM=1)
	This bit cannot be modified when PROT [1:0] bit-filed in TIMERx_CCHP register is
	11 and CH0MS bit-filed is 00.
CH0COMFEN	Channel 0 output compare fast enable
	When this bit is set, the effect of an event on the trigger in input on the
	capture/compare output will be accelerated if the channel is configured in PWM0 or
	PWM1 mode. The output channel will treat an active edge on the trigger input as a
	compare match, and CH0_O is set to the compare level independently from the
	result of the comparison.
	0: Channel 0 output quickly compare disable.
	1: Channel 0 output quickly compare enable.
CH0MS[1:0]	Channel 0 I/O mode selection
	This bit-field specifies the work mode of the channel and the input signal selection.
	This bit-field is writable only when the channel is not active. (CH0EN bit in
	TIMERx_CHCTL2 register is reset).).
	00: Channel 0 is programmed as output mode
	01: Channel 0 is programmed as input mode, IS0 is connected to CI0FE0
	10: Channel 0 is programmed as input mode, IS0 is connected to CI1FE0
	11: Channel 0 is programmed as input mode, IS0 is connected to ITS
	Note: When CH0MS[1:0]=11, it is necessary to select an internal trigger input
	through TRGS bits in TIMERx_SMCFG register.
	CHOCOMFEN

# Input capture mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	CH1CAPFLT[3:0]	Channel 1 input capture filter control  Refer to CH0CAPFLT description
11:10	CH1CAPPSC[1:0]	Channel 1 input capture prescaler



-		Refer to CH0CAPPSC description
9:8	CH1MS[1:0]	Channel 1 mode selection Same as Output compare mode
7:4	CH0CAPFLT[3:0]	Channel 0 input capture filter control  The CI0 input signal can be filtered by digital filter and this bit-field configure the filtering capability.  Basic principle of digital filter: continuously sample the CI0 input signal according to

Basic principle of digital filter: continuously sample the CI0 input signal according to  $f_{\mathsf{SAMP}}$  and record the number of times of the same level of the signal. After reaching the filtering capacity configured by this bit, it is considered to be an effective level.

The filtering capability configuration is as follows:

CH0CAPFLT [3:0]	Times	fsamp
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	f <sub>CK_TIMER</sub>
4'b0011	8	
4'b0100	6	4 /0
4'b0101	8	f <sub>DTS</sub> /2
4'b0110	6	£ //
4'b0111	8	f <sub>DTS</sub> /4
4'b1000	6	4 /0
4'b1001	8	f <sub>DTS</sub> /8
4'b1010	5	
4'b1011	6	f <sub>DTS</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS</sub> /32
4'b1111	8	

3:2 CH0CAPPSC[1:0] CI

Channel 0 input capture prescaler

This bit-field specifies the factor of the prescaler on channel 0 input. The prescaler is reset when CH0EN bit in TIMERx\_CHCTL2 register is clear.

00: Prescaler disable, input capture occurs on every channel input edge

01: The input capture occurs on every 2 channel input edges

10: The input capture occurs on every 4 channel input edges

11: The input capture occurs on every 8 channel input edges

1:0 CH0MS[1:0]

Channel 0 mode selection

Same as Output compare mode

# Channel control register 1 (TIMERx\_CHCTL1)

Address offset: 0x1C Reset value: 0x0000 0000



This register has to be accessed by word (32-bit).

			-				-	-							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserv					erved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СНЗСОМ	CH3COMCTL[2:0]		снзсом снзсом		CH2COM	N CH3COMCTI [3:0]			CH2COM	CH2COM					
CEN			2.0]	SEN	FEN	CH3MS[1:0]		CEN	CH2COMCTL[2:0]		SEN	FEN	CH2MS[1:0]		
CH3CAPFLT[3:0]		CH3CAP	PSC[1:0]				CH2CAPFLT[3:0]		CH2CAPPSC[1:0]						
rw			rw		n	N		r	W		r	w	r	w	

### Output compare mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	CH3COMCEN	Channel 3 output compare clear enable Refer to CH0COMCEN description
14:12	CH3COMCTL[2:0]	Channel 3 compare output control Refer to CH0COMCTL description
11	CH3COMSEN	Channel 3 output compare shadow enable Refer to CH0COMSEN description
10	CH3COMFEN	Channel 3 output compare fast enable Refer to CH0COMFEN description
9:8	CH3MS[1:0]	Channel 3 mode selection This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH3EN bit in TIMERx_CHCTL2 register is reset).  00: Channel 3 is programmed as output mode 01: Channel 3 is programmed as input mode, IS3 is connected to CI3FE3 10: Channel 3 is programmed as input mode, IS3 is connected to CI2FE3 11: Channel 3 is programmed as input mode, IS3 is connected to ITS.  Note: When CH3MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx_SMCFG register.
7	CH2COMCEN	Channel 2 output compare clear enable.  When this bit is set, if the ETIFP signal is detected as high level, the O2CPRE signal will be cleared.  0: Channel 2 output compare clear disable  1: Channel 2 output compare clear enable
6:4	CH2COMCTL[2:0]	Channel 2 compare output control  This bit-field specifies the compare output mode of the the output prepare signal O0CPRE. In addition, the high level of O0CPRE is the active level, and CH0_O and CH0_ON channels polarity depends on CH0P and CH0NP bits.  000: Timing mode. The O2CPRE signal keeps stable, independent of the



comparison between the output compare register TIMERx\_CH2CV and the counter TIMERx\_CNT.

001: Set the channel output. O2CPRE signal is forced high when the counter is equals to the output compare register TIMERx\_CH2CV.

010: Clear the channel output. O2CPRE signal is forced low when the counter is equals to the output compare register TIMERx\_CH2CV.

011: Toggle on match. O2CPRE toggles when the counter is equals to the output compare register TIMERx\_CH2CV.

100: Force low. O2CPRE is forced to low level.

101: Force high. O2CPRE is forced to high level.

110: PWM mode 0. When counting up, O2CPRE is high when the counter is smaller than TIMERx\_CH2CV, and low otherwise. When counting down, O2CPRE is low when the counter is larger than TIMERx\_CH2CV, and high otherwise.

111: PWM mode 1. When counting up, O2CPRE is low when the counter is smaller than TIMERx\_CH2CV, and high otherwise. When counting down, O2CPRE is high when the counter is larger than TIMERx\_CH2CV, and low otherwise.

If configured in PWM mode, the O2CPRE level changes only when the output compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison result changes.

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 11 and CH2MS bit-filed is 00(COMPARE MODE).

#### 3 CH2COMSEN

Channel 2 compare output shadow enable

When this bit is set, the shadow register of TIMERx\_CH2CV register, which updates at each update event will be enabled.

0: Channel 2 output compare shadow disable

1: Channel 2 output compare shadow enable

The PWM mode can be used without verifying the shadow register only in single pulse mode (when SPM=1)

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 11 and CH0MS bit-filed is 00.

#### 2 CH2COMFEN

Channel 2 output compare fast enable

When this bit is set, the effect of an event on the trigger in input on the capture/compare output will be accelerated if the channel is configured in PWM1 or PWM2 mode. The output channel will treat an active edge on the trigger input as a compare match, and CH2\_O is set to the compare level independently from the result of the comparison.

0: Channel 2 output quickly compare disable.

1: Channel 2 output quickly compare enable.

### 1:0 CH2MS[1:0]

Channel 2 I/O mode selection

This bit-field specifies the work mode of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH2EN bit in TIMERx\_CHCTL2 register is reset).).



00: Channel 2 is programmed as output mode

01: Channel 2 is programmed as input mode, IS2 is connected to Cl2FE2

10: Channel 2 is programmed as input mode, IS2 is connected to CI3FE2

11: Channel 2 is programmed as input mode, IS2 is connected to ITS.

**Note:** When CH2MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx\_SMCFG register.

#### Input capture mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	CH3CAPFLT[3:0]	Channel 3 input capture filter control  Refer to CH0CAPFLT description
11:10	CH3CAPPSC[1:0]	Channel 3 input capture prescaler Refer to CH0CAPPSC description
9:8	CH3MS[1:0]	Channel 3 mode selection Same as Output compare mode
7:4	CH2CAPFLT[3:0]	Channel 2 input capture filter control  The CI2 input signal can be filtered by digital filter and this bit-field configure the

The CI2 input signal can be filtered by digital filter and this bit-field configure the filtering capability.

Basic principle of digital filter: continuously sample the CI2 input signal according to  $f_{SAMP}$  and record the number of times of the same level of the signal. After reaching the filtering capacity configured by this bit, it is considered to be an effective level.

The filtering capability configuration is as follows:

CH2CAPFLT [3:0]	Times	fsamp
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	f <sub>CK_TIMER</sub>
4'b0011	8	
4'b0100	6	<i>t</i> /0
4'b0101	8	f <sub>DTS</sub> /2
4'b0110	6	£ /A
4'b0111	8	f <sub>DTS</sub> /4
4'b1000	6	£ /0
4'b1001	8	f <sub>DTS</sub> /8
4'b1010	5	
4'b1011	6	f <sub>DTS</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS</sub> /32
4'b1111	8	



3:2	CH2CAPPSC[1:0]	Channel 2 input capture prescaler
		This bit-field specifies the factor of the prescaler on channel 2 input. The prescaler
		is reset when CH2EN bit in TIMERx_CHCTL2 register is clear.
		00: Prescaler disable, input capture occurs on every channel input edge
		01: The input capture occurs on every 2 channel input edges
		10: The input capture occurs on every 4 channel input edges
		11: The input capture occurs on every 8 channel input edges
1:0	CH2MS[1:0]	Channel 2 mode selection
		Same as Output compare mode

# Channel control register 2 (TIMERx\_CHCTL2)

Address offset: 0x20

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

Reserved

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	СНЗР	CH3EN	CH2NP	CH2NEN	CH2P	CH2EN	CH1NP	CH1NEN	CH1P	CH1EN	CH0NP	CH0NEN	CH0P	CH0EN
<u> </u>		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions	
31:14	Reserved	Must be kept at reset value.	
13	CH3P	Channel 3 capture/compare function polarity Refer to CH0P description	
12	CH3EN	Channel 3 capture/compare function enable Refer to CH0EN description	
11	CH2NP	Channel 2 complementary output polarity  Refer to CH0NP description	
10	CH2NEN	Channel 2 complementary output enable Refer to CH0NEN description	
9	CH2P	Channel 2 capture/compare function polarity Refer to CH0P description	
8	CH2EN	Channel 2 capture/compare function enable Refer to CH0EN description	
7	CH1NP	Channel 1 complementary output polarity Refer to CH0NP description	
6	CH1NEN	Channel 1 complementary output enable	410



digabetice		ODSZA+90 OSCI Maridai
		Refer to CH0NEN description
5	CH1P	Channel 1 capture/compare function polarity Refer to CH0P description
4	CH1EN	Channel 1 capture/compare function enable Refer to CH0EN description
3	CHONP	Channel 0 complementary output polarity  When channel 0 is configured in output mode, this bit specifies the complementary output signal polarity.  0: Channel 0 complementary output high level is active level  1: Channel 0 complementary output low level is active level  When channel 0 is configured in input mode, together with CH0P, this bit is used to define the polarity of CI0.  This bit cannot be modified when PROT [1:0] bit-filed in TIMERx_CCHP register is 11 or 10.
2	CHONEN	Channel 0 complementary output enable  When channel 0 is configured in output mode, setting this bit enables the complementary output in channel0.  0: Channel 0 complementary output disabled  1: Channel 0 complementary output enabled
1	CHOP	Channel 0 capture/compare function polarity When channel 0 is configured in output mode, this bit specifies the output signal polarity.  0: Channel 0 high level is active level 1: Channel 0 low level is active level When channel 0 is configured in input mode, this bit specifies the CI0 signal polarity. [CH0NP, CH0P] will select the active trigger or capture polarity for CI0FE0 or CI1FE0. [CH0NP==0, CH0P==0]: CIxFE0's rising edge is the active signal for capture or trigger operation in slave mode. And CIxFE0 will not be inverted. [CH0NP==0, CH0P==1]: CIxFE0's falling edge is the active signal for capture or trigger operation in slave mode. And CIxFE0 will be inverted. [CH0NP==1, CH0P==0]: Reserved. [CH0NP==1, CH0P==1]: CIxFE0's falling and rising edge are both the active signal for capture or trigger operation in slave mode. And CIxFE0 will be not inverted. This bit cannot be modified when PROT [1:0] bit-filed in TIMERx_CCHP register is 11 or 10.
0	CH0EN	Channel 0 capture/compare function enable  When channel 0 is configured in output mode, setting this bit enables CH0_O signal

the capture event in channel0.

0: Channel 0 disabled

in active state. When channel 0 is configured in input mode, setting this bit enables



1: Channel 0 enabled

# Counter register (TIMERx\_CNT)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CNT[15:0]	This bit-filed indicates the current counter value. Writing to this bit-filed can change
		the value of the counter.

## Prescaler register (TIMERx\_PSC)

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PSC[15:0]	Prescaler value of the counter clock  The TIMER_CK clock is divided by (PSC+1) to generate the counter clock. The value of this bit-filed will be loaded to the corresponding shadow register at every update event.

# Counter auto reload register (TIMERx\_CAR)

Address offset: 0x2C

Reset value: 0x0000 0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16  Reserved  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  CARL[15:0]			This re	egister	has to	be acc	essed	by wor	d (32-b	it).						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Rese	erved							
CARL[15:0]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								CARL	_[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CARL[15:0]	Counter auto reload value
		This bit-filed specifies the auto reload value of the counter

## Counter repetition register (TIMERx\_CREP)

Address offset: 0x30

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										CRE	P[7:0]			

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	CREP[7:0]	Counter repetition value
		This bit-filed specifies the update event generation rate. Each time the repetition
		counter counting down to zero, an update event is generated. The update rate of
		the shadow registers is also affected by this bit-filed when these shadow registers
		are enabled.

# Channel 0 capture/compare value register (TIMERx\_CH0CV)

Address offset: 0x34

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							



CH0VAL[15:0]

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH0VAL[15:0]	Capture or compare value of channel0
		When channel 0 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 0 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 1 capture/compare value register (TIMERx\_CH1CV)

Address offset: 0x38

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH1VA	AL[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH1VAL[15:0]	Capture or compare value of channel1
		When channel 1 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 1 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

# Channel 2 capture/compare value register (TIMERx\_CH2CV)

Address offset: 0x3C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



CH2VAL[15:0]

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH2VAL[15:0]	Capture or compare value of channel 2
		When channel 2 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 2 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 3 capture/compare value register (TIMERx\_CH3CV)

Address offset: 0x40

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH3VA	L[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH3VAL[15:0]	Capture or compare value of channel 3
		When channel3 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 3 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

# Complementary channel protection register (TIMERx\_CCHP)

Address offset: 0x44

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
POEN	OAEN	BRKP	BRKEN	ROS	IOS	PROT	PROT[1:0]				DTCF	G[7:0]			
			****			_					-				

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15	POEN	Primary output enable
		The bit can be set to 1 by:
		- Write 1 to this bit
		- If OAEN is set to 1, this bit is set to 1 at the next update event.
		The bit can be cleared to 0 by:
		- Write 0 to this bit
		- Valid fault input (asynchronous).
		When one of channels is configured in output mode, setting this bit enables the
		channel outputs (CHx_O and CHx_ON) if the corresponding enable bits (CHxEN,
		CHxNEN in TIMERx_CHCTL2 register) have been set.
		0: Disable channel outputs (CHxO or CHxON).
		1: Enabled channel outputs (CHxO or CHxON).
		<b>Note:</b> This bit is only valid when CHxMS=2'b00.
14	OAEN	Output automatic enable
		0: The POEN bit can only be set by software.
		1: POEN can be set at the next update event, if the break input is not active.
		This bit can be modified only when PROT [1:0] bit-filed in TIMERx_CCHP register
		is 00.
13	BRKP	Break input polarity
		This bit specifies the polarity of the BRKIN input signal.
		0: BRKIN input active low
		1; BRKIN input active high
12	BRKEN	Break input enable
		This bit can be set to enable the BRKIN and CKM clock failure event inputs.
		0: Break inputs disabled
		1; Break inputs enabled
		This bit can be modified only when PROT [1:0] bit-filed in TIMERx_CCHP register
		is 00.
11	ROS	Run mode "off-state" enable
		When POEN bit is set (Run mode), this bit can be set to enable the "off-state" for
		the channels which has been configured in output mode. Please refer to Table
		18-2. Complementary outputs controlled by parameters
		0: "off-state" disabled. If the CHxEN or CHxNEN bit is reset, the corresponding
		channel is output disabled.
		1: "off-state" enabled. If the CHxEN or CHxNEN bit is reset, the corresponding



channel is "off-state".

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 10 or 11.

10 IOS

Idle mode "off-state" enable

When POEN bit is reset (Idle mode), this bit can be set to enable the "off-state" for the channels which has been configured in output mode. Please refer to <u>Table</u> 18-2. Complementary outputs controlled by parameters.

0: "off-state" disabled. If the CHxEN/CHxNEN bits are both reset, the channels are output disabled.

1: "off-state" enabled. No matter the CHxEN/CHxNEN bits, the channels are "off-state".

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 10 or 11.

9:8 PROT[1:0]

Complementary register protect control

This bit-filed specifies the write protection property of registers.

00: protect disable. No write protection.

01: PROT mode 0.The ISOx/ISOxN bits in TIMERx\_CTL1 register and the BRKEN/BRKP/OAEN/DTCFG bits in TIMERx\_CCHP register are writing protected.

10: PROT mode 1. In addition of the registers in PROT mode 0, the CHxP/CHxNP bits in TIMERx\_CHCTL2 register (if related channel is configured in output mode) and the ROS/IOS bits in TIMERx\_CCHP register are writing protected.

11: PROT mode 2. In addition of the registers in PROT mode 1, the CHxCOMCTL/CHxCOMSEN bits in TIMERx\_CHCTL0/1 registers (if the related channel is configured in output) are writing protected.

This bit-field can be written only once after the reset. Once the TIMERx\_CCHP register has been written, this bit-field will be writing protected.

7:0 DTCFG[7:0]

### Dead time configure

The relationship between DTVAL value and the duration of dead-time is as follow:

DTCFG[7:5]	The duration of dead-time
3'b0xx	DTCFG[7:0] * t <sub>DTS_CK</sub>
3'b10x	(64+ DTCFG[5:0]) * t <sub>DTS_CK</sub> *2
3'b110	(32+ DTCFG[4:0]) * t <sub>DTS_CK</sub> *8
3'b111	(32+ DTCFG[4:0]) * t <sub>DTS_CK</sub> *16

#### Note:

- 1.  $t_{DTS\_CK}$  is the period of DTS\_CK which is configured by CKDIV[1:0] in TIMERx\_CTL0.
- 2. This bit can be modified only when PROT [1:0] bit-filed in TIMERx\_CCHP register is 00.

### DMA configuration register (TIMERx\_DMACFG)

Address offset: 0x48



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved DMATC[4:0]				Reserved DMATA [4:0]										
	rw											rw			

**Bits Fields Descriptions** 31:13 Reserved Must be kept at reset value. 12:8 DMATC [4:0] DMA transfer count This filed defines the number(n) of the register that DMA will access(R/W), n = (DMATC [4:0] +1). DMATC [4:0] is from 5'b0\_0000 to 5'b1\_0001. 7:5 Reserved Must be kept at reset value. 4:0 **DMATA** [4:0] DMA transfer access start address This filed define the first address for the DMA access the TIMERx\_DMATB. When access is done through the TIMERx\_DMA address first time, this bit-field specifies the address you just access. And then the second access to the TIMERx\_DMATB, you will access the address of start address + 0x4.

### **DMA transfer buffer register (TIMERx\_DMATB)**

Address offset: 0x4C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

Ī								DMAT	B[15:0]							
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī								Rese	erved							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	DMATB[15:0]	DMA transfer buffer
		When a read or write operation is assigned to this register, the register located at
		the address range (Start Addr + Transfer Timer* 4) will be accessed.
		The transfer Timer is calculated by hardware, and ranges from 0 to DMATC.



# Configuration register (TIMERx\_CFG)

Address offset: 0xFC

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									CHVSEL	OUTSEL					

 Bits
 Fields
 Descriptions

 31:2
 Reserved
 Must be kept at reset value.

 1
 CHVSEL
 Write CHxVAL register selection
 This bit-field set and reset by software.
 1: If write the CHxVAL register, the write value is same as the CHxVAL value, the write access ignored
 0: No effect

 0
 OUTSEL
 The output value selection

This bit-field set and reset by software

1: If POEN and IOS is 0, the output disabled

0: No effect



# 18.2. **General level0 timer (TIMERx, x=1, 2, 3, 4)**

### 18.2.1. Overview

The general level0 timer module (Timer1, 2, 3, 4) is a four-channel timer that supports input capture, output compare. They can generate PWM signals to control motor or be used for power management applications. The general level0 time reference is a 16-bit or 32-bit counter that can be used as an unsigned counter.

In addition, the general level0 timers can be programmed and be used to count or time external events that drive other timers.

Timer and timer are completely independent, but there may be synchronized to provide a larger timer with their counters incrementing in unison.

### 18.2.2. Characteristics

- Total channel num: 4.
- Counter width: 16bit (TIMER2&3), 32bit (TIMER1&4).
- Source of count clock is selectable: internal clock, internal trigger, external input, external trigger.
- Multiple counter modes: count up, count down, count up/down.
- Quadrature decoder: used to track motion and determine both rotation direction and position.
- Hall sensor: for 3-phase motor control.
- Programmable prescaler: 16 bit. Factor can be changed on the go.
- Each channel is user-configurable:
   Input capture mode, output compare mode, programmable PWM mode, single pulse mode
- Auto-reload function.
- Interrupt output or DMA request on: update, trigger event, and compare/capture event.
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events.
- Timer synchronization allows selected timers to start counting on the same clock cycle.
- Timer master-slave management.

### 18.2.3. Function overview

### **Block diagram**

<u>Figure 18-28. General Level 0 timer block diagram</u> provides details on the internal configuration of the general level0 timer.






Figure 18-28. General Level 0 timer block diagram

### **Clock source configuration**

The general level0 TIMER has the capability of being clocked by either the CK\_TIMER or an alternate clock source controlled by SMC (TIMERx\_SMCFG bit [2:0]).

■ SMC [2:0] == 3'b000. Internal timer clock CK\_TIMER which is from module RCU.

The default internal clock source is the CK\_TIMER used to drive the counter prescaler when the SMC [2:0] == 3'b000. When the CEN is set, the CK\_TIMER will be divided by PSC value to generate PSC\_CLK.

In this mode, the TIMER\_CK, driven counter's prescaler to count, is equal to CK\_TIMER which is from RCU.

If the SMC [2:0] in the TIMERx\_SMCFG register are setting to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS [2:0] in the TIMERx\_SMCFG register and described as follows. When the SMC [2:0] bits are set to 0x4, 0x5 or 0x6, the internal clock CK\_TIMER is the counter prescaler driving clock source.






Figure 18-29. Timing chart of internal clock divided by 1

■ SMC [2:0] == 3'b111(external clock mode 0). External input pin source

The TIMER\_CK, driven counter's prescaler to count, can be triggered by the event of rising or falling edge on the external pin TIMERx\_CI0/TIMERx\_CI1. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x4, 0x5 or 0x6.

And, the counter prescaler can also be driven by rising edge on the internal trigger input pin ITI0/1/2/3. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x0, 0x1, 0x2 or 0x3.

■ SMC1== 1'b1(external clock mode 1). External input pin source (ETI)

The TIMER\_CK, driven counter's prescaler to count, can be triggered by the event of rising or falling edge on the external pin ETI. This mode can be selected by setting the SMC1 bit in the TIMERx\_SMCFG register to 1. The other way to select the ETI signal as the clock source is set the SMC [2:0] to 0x7 and the TRGS [2:0] to 0x7 respectively. Note that the ETI signal is derived from the ETI pin sampled by a digital filter. When the clock source is selected to come from the ETI signal, the trigger controller including the edge detection circuitry will generate a clock pulse during each ETI signal rising edge to clock the counter prescaler.

### Clock prescaler

The counter clock (PSC\_CK) is obtained by the TIMER\_CK through the prescaler, and the prescale factor can be configured from 1 to 65536 through the prescaler register (TIMERx\_PSC). The new written prescaler value will not take effect until the next update event.






Figure 18-30. Timing chart of PSC value change from 0 to 2

### Counter up counting

In this mode, the counter counts up continuously from 0 to the counter-reload value, which is defined in the TIMERx\_CAR register, in a count-up direction. Once the counter reaches the counter reload value, the counter will start counting up from 0 again. The update event is generated at each counter overflow. The counting direction bit DIR in the TIMERx\_CTL1 register should be set to 0 for the up counting mode.

When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to 0 and generates an update event.

If the UPDIS bit in TIMERx\_CTL0 register is set, the update event is disabled.

When an update event occurs, all the shadow registers (counter autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock prescaler factor when TIMERx\_CAR=0x99.



Figure 18-31. Timing chart of up counting mode, PSC=0/2





Figure 18-32. Timing chart of up counting mode, change TIMERx\_CAR ongoing





### Counter down counting

In this mode, the counter counts down continuously from the counter-reload value, which is defined in the TIMERx\_CAR register, to 0 in a count-down direction. Once the counter reaches to 0, the counter will start counting down from the counter-reload value. The update event is generated at each counter underflow. The counting direction bit DIR in the TIMERx\_CTL0 register should be set to 1 for the down-counting mode.


When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to the counter-reload value and generates an update event.

If the UPDIS bit in TIMERx\_CTL0 register is set, the update event is disabled.

When an update event occurs, all the shadow registers (counter autoreload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock frequencies when TIMERx\_CAR=0x99.

Figure 18-33. Timing chart of down counting mode, PSC=0/2





CEN PSC\_CLK ARSE = 0CNT\_REG Update event (UPE) Hardware set Update interrupt flag (UPIF) Auto-reload register change CAR Vaule ARSE = 1 CNT\_REG 0 Update event (UPE) Update interrupt flag (UPIF) Hardware set Software clear Auto-reload register 120 99 120 change CAR Vaule change CAR Vaule Auto-reload shadow register 120 120

Figure 18-34. Timing chart of down counting mode, change TIMERx\_CAR ongoing

### Counter center-aligned counting

In this mode, the counter counts up from 0 to the counter-reload value and then counts down to 0 alternatively. The Timer module generates an overflow event when the counter counts to the counter-reload value subtract 1 in the up-counting mode and generates an underflow event when the counter counts to 1 in the down-counting mode. The counting direction bit DIR in the TIMERx\_CTL0 register is read-only and indicates the counting direction when in the center-aligned mode.

Setting the UPG bit in the TIMERx\_SWEVG register will initialize the counter value to 0 irrespective of whether the counter is counting up or down in the center-align counting mode and generates an update event.

The UPIF bit in the TIMERx\_SWEVG register can be set to 1 when an underflow event at count-down (CAM in TIMERx\_CTL0 is "2'b01"), an overflow event at count-up (CAM in TIMERx\_CTL0 is "2'b10") or both of them occur (CAM in TIMERx\_CTL0 is "2'b11").

If the UPDIS bit in the TIMERx\_CTL0 register is set, the update event is disabled.

When an update event occurs, all the shadow registers (counter autoreload register, prescaler register) are updated.

Figure 18-35. Timing chart of center-aligned counting mode show some examples of the



counter behavior when TIMERx\_CAR=0x99. TIMERx\_PSC=0x0

CEN PSC\_CLK CNT\_REG Underflow Overflow **UPIF** CHxCV=2 2 TIMERx\_CTL0 CAM = 2'b11 TIMERx\_CTL0 CAM = 2'b10 (upcount only) TIMERx\_CTL0 CAM = 2'b10 (downcount only) Hardware set Software clear

Figure 18-35. Timing chart of center-aligned counting mode

### Input capture and output compare channels


The general level0 Timer has four independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

### ■ Channel input capture function

Channel input capture function allows the channel to perform measurements such as pulse timing, frequency, period, duty cycle and so on. The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. When a selected edge occurs on the channel input, the current value of the counter is captured into the TIMERx\_CHxCV register, at the same time the CHxIF bit is set and the channel interrupt is generated if enabled by CHxIE = 1.



Figure 18-36. Channel input capture principle



One of channels' input signals (CIx) can be chosen from the TIMERx\_CHx signal or the Excusive-OR function of the TIMERx\_CH0, TIMERx\_CH1 and TIMERx\_CH2 signals. First, the channel input signal (CIx) is synchronized to TIMER\_CK domain, and then sampled by a digital filter to generate a filtered input signal. Then through the edge detector, the rising and fall edge are detected. You can select one of them by CHxP. One more selector is for the other channel and trig, controlled by CHxMS. The IC\_prescaler make several the input event generate one effective capture event. On the capture event, CHxVAL will restore the value of Counter.

So the process can be divided to several steps as below:

Step1: Filter Configuration. (CHxCAPFLT in TIMERx\_CHCTL0)

Based on the input signal and requested signal quality, configure compatible CHxCAPFLT.

**Step2:** Edge Selection. (CHxP/CHxNP in TIMERx\_CHCTL2) Rising or falling edge, choose one by CHxP/CHxNP.

Step3: Capture source Selection. (CHxMS in TIMERx\_CHCTL0)

As soon as you select one input capture source by CHxMS, you have set the channel to input mode ( CHxMS!=0x0) and TIMERx\_CHxCV cannot be written any more.

**Step4:** Interrupt enable. (CHxIE and CHxDEN in TIMERx\_DMAINTEN)

Enable the related interrupt enable; you can got the interrupt and DMA request.

**Step5:** Capture enables. (CHxEN in TIMERx CHCTL2)

**Result:** When you wanted input signal is got, TIMERx\_CHxCV will be set by counter's value. And CHxIF is asserted. If the CHxIF is high, the CHxOF will be asserted also. The interrupt and DMA request will be asserted based on the your configuration of CHxIE and CHxDEN in TIMERx\_DMAINTEN.



**Direct generation:** If you want to generate a DMA request or interrupt, you can set CHxG by software directly.

The channel input capture function can be also used for pulse width measurement from signals on the TIMERx\_CHx pins. For example, PWM signal connect to CI0 input. Select channel 0 capture signals to CI0 by setting CH0MS to 2'b01 in the channel control register (TIMERx\_CHCTL0) and set capture on rising edge. Select channel 1 capture signal to CI0 by setting CH1MS to 2'b10 in the channel control register (TIMERx\_CHCTL0) and set capture on falling edge. The counter set to restart mode and restart on channel 0 rising edge. Then the TIMERX\_CH0CV can measure the PWM period and the TIMERx\_CH1CV can measure the PWM duty.

### ■ Channel output compare function

In channel output compare function, the TIMERx can generate timed pulses with programmable position, polarity, duration, and frequency. When the counter matches the value in the CHxVAL register of an output compare channel, the channel (n) output can be set, cleared, or toggled based on CHxCOMCTL. when the counter reaches the value in the CHxVAL register, the CHxIF bit is set and the channel (n) interrupt is generated if CHxIE = 1. And the DMA request will be assert, if CxCDE=1.

So the process can be divided to several steps as below:

Step1: Clock configuration. Such as clock source, clock prescaler and so on.

Step2: Compare mode configuration.

- Set the shadow enable mode by CHxCOMSEN.
- Set the output mode (Set/Clear/Toggle) by CHxCOMCTL.
- Select the active high polarity by CHxP/CHxNP.
- Enable the output by CHxEN.

Step3: Interrupt/DMA-request enables configuration by CHxIE/CxCDE

**Step4:** Compare output timing configuration by TIMERx\_CAR and TIMERx\_CHxCV.


About the CHxVAL, you can change it on the go to meet the waveform you expected.

**Step5:** Start the counter by CEN.

The timechart below show the three compare modes toggle/set/clear. CAR=0x63, CHxVAL=0x3







### **Output PWM function**

In the output PWM function (by setting the CHxCOMCTL bits to 3'b110 (PWM mode0) or to 3'b 111(PWM mode1), the channel can outputs PWM waveform according to the TIMERx\_CAR registers and TIMERx\_CHxCV registers.

Based on the counter mode, we have can also divide PWM into EAPWM (Edge aligned PWM) and CAPWM (Centre aligned PWM).

The EAPWM period is determined by TIMERx\_CAR and duty cycle is by TIMERx\_CHxCV. *Figure 18-38. EAPWM timechart* shows the EAPWM output and interrupts waveform.

The CAPWM period is determined by 2\*TIMERx\_CAR, and duty cycle is determined by 2\*TIMERx\_CHxCV. *Figure 18-39. CAPWM timechart* shows the CAPWM output and interrupts waveform.

If TIMERx\_CHxCV is greater than TIMERx\_CAR, the output will be always active under PWM mode0 (CHxCOMCTL==3'b110).

And if TIMERx\_CHxCV is equal to zero, the output will be always inactive under PWM mode0 (CHxCOMCTL==3'b110).

Figure 18-38. EAPWM timechart





Figure 18-39. CAPWM timechart



### Channel output prepare signal

When the TIMERx is used in the compare match output mode, the OxCPRE signal (Channel x Output prepare signal) is defined by setting the CHxCOMCTL filed. The OxCPRE signal has several types of output function. These include, keeping the original level by setting the CHxCOMCTL field to 0x00, set to 1 by setting the CHxCOMCTL field to 0x01, set to 0 by setting the CHxCOMCTL field to 0x02 or signal toggle by setting the CHxCOMCTL field to 0x03 when the counter value matches the content of the TIMERx\_CHxCV register.

The PWM mode 0 and PWM mode 1 outputs are also another kind of OxCPRE output which is setup by setting the CHxCOMCTL field to 0x06/0x07. In these modes, the OxCPRE signal



level is changed according to the counting direction and the relationship between the counter value and the TIMERx\_CHxCV content. With regard to a more detail description refer to the relative bit definition.

Another special function of the OxCPRE signal is a forced output which can be achieved by setting the CHxCOMCTL field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx\_CHxCV values.

The OxCPRE signal can be forced to 0 when the ETIFE signal is derived from the external ETI pin and when it is set to a high level by setting the CHxCOMCEN bit to 1 in the TIMERx\_CHCTL0 register. The OxCPRE signal will not return to its active level until the next update event occurs.

#### Quadrature decoder

Refer to **Quadrature decoder**.

#### Hall sensor function

Refer to Hall sensor function.


### **Master-slave management**

The TIMERx can be synchronized with a trigger in several modes including the restart mode, the pause mode and the event mode which is selected by the SMC [2:0] in the TIMERx\_SMCFG register. The trigger input of these modes can be selected by the TRGS [2:0] in the TIMERx\_SMCFG register.


Table 18-5. Slave mode examples

	Mode Selection	Source Selection	Polarity Selection	Filter and Prescaler
LIST	SMC[2:0] 3'b100 (restart mode) 3'b101 (pause mode) 3'b110 (event mode)	TRGS[2:0] 000: ITI0 001: ITI1 010: ITI2 011: ITI3 100: CI0F_ED 101: CI0FE0 110: CI1FE1 111: ETIFP	If you choose the CI0FE0 or CI1FE1, configure the CHxP and CHxNP for the polarity selection and inversion.  If you choose the ETIF, configure the ETP for polarity selection and inversion.	For the ITIx no filter and prescaler can be used. For the CIx, configure Filter by CHxCAPFLT, no prescaler can be used. For the ETIF, configure Filter by ETFC and Prescaler by ETPSC.
Exam1	Restart mode The counter can be clear and restart when a rising trigger input.	TRGS[2:0]=3'b0 00 ITI0 is the selection.	For ITI0, no polarity selector can be used.	For the ITI0, no filter and prescaler can be used.









### Single pulse mode

Refer to Single pulse mode.

#### Timers interconnection

Refer to Advanced timer (TIMERx, x=0, 7).

### **Timer DMA mode**

Timer's DMA mode is the function that configures timer's register by DMA module. The relative registers are TIMERx\_DMACFG and TIMERx\_DMATB; Of course, you have to enable a DMA request which will be asserted by some internal interrupt event. When the interrupt event was asserted, TIMERx will send a request to DMA, which is configured to M2P mode and PADDR is TIMERx\_DMATB, then DMA will access the TIMERx\_DMATB. In fact, register TIMERx\_DMATB is only a buffer; timer will map the TIMERx\_DMATB to an internal register, appointed by the field of DMATA in TIMERx\_DMACFG. If the field of DMATC in TIMERx\_DMACFG is 0(1 transfer), then the timer's DMA request is finished. While if TIMERx\_DMATC is not 0, such as 3(4 transfers), then timer will send 3 more requests to DMA, and DMA will access timer's registers DMASAR+0x4, DMASAR+0x8, DMASAR+0xc at the next 3 accesses to TIMERx\_DMATB. In one word, one time DMA internal interrupt event assert, DMATC+1 times request will be send by TIMERx.

If one more time DMA request event coming, TIMERx will repeat the process as above.

### Timer debug mode

When the Cortex®-M4 halted, and the TIMERx\_HOLD configuration bit in DBG\_CTL2 register set to 1, the TIMERx counter stops.



# 18.2.4. TIMERx registers(x=1, 2, 3, 4)

TIMER1 base address: 0x4000 0000

TIMER2 base address: 0x4000 0400

TIMER3 base address: 0x4000 0800

TIMER4 base address: 0x4000 0C00

## Control register 0 (TIMERx\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

			5				,	ν-	,						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CKD	IV[1:0]	ARSE	CAN	И[1:0]	DIR	SPM	UPS	UPDIS	CEN
							rw	rw		rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9:8	CKDIV[1:0]	Clock division
		The CKDIV bits can be configured by software to specify division factor between
		the CK_TIMER and the dead-time and digital filter sample clock (DTS).
		00: fdts=fck_timer
		01: fdts= fck_timer /2
		10: f <sub>DTS</sub> = f <sub>CK_TIMER</sub> /4
		11: Reserved
7	ARSE	Auto-reload shadow enable
		0: The shadow register for TIMERx_CAR register is disabled
		1: The shadow register for TIMERx_CAR register is enabled
6:5	CAM[1:0]	Counter aligns mode selection
		00: No center-aligned mode (edge-aligned mode). The direction of the counter is specified by the DIR bit.
		01: Center-aligned and counting down assert mode. The counter counts under
		center-aligned and channel is configured in output mode (CHxMS=00 in
		TIMERx_CHCTL0 register). Only when counting down, CHxF bit can be set.
		10: Center-aligned and counting up assert mode. The counter counts under center-
		aligned and channel is configured in output mode (CHxMS=00 in TIMERx_CHCTL0
		register). Only when counting up, CHxF bit can be set.
		11: Center-aligned and counting up/down assert mode. The counter counts under

ode (CHxMS=00 in nting down, CHxF bit non 0x00.
nting down, CHxF bit non 0x00.
non 0x00.
non 0x00.
s bit is read only.
late event.
update event occurs.
).
on.
orresponding shadow
nts generate update
de does not generate
external clock, pause

# Control register 1 (TIMERx\_CTL1)

Address offset: 0x04

Reset value: 0x0000 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved				TIOS		MMC[2:0]		DMAS		Reserved	
								rw		rw		rw			

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	TIOS	Channel 0 trigger input selection
		0: The TIMERx_CH0 pin input is selected as channel 0 trigger input.
		1: The result of combinational XOR of TIMERx_CH0, CH1 and CH2 pins is selected
		as channel 0 trigger input.
6:4	MMC[2:0]	Master mode control
		These bits control the selection of TRGO signal, which is sent in master mode to
		slave timers for synchronization function.
		000: When a counter reset event occurs, a TRGO trigger signal is output. The counter resert source:
		Master timer generate a reset
		the UPG bit in the TIMERx_SWEVG register is set
		001: Enable. When a conter start event occurs, a TRGO trigger signal is output. The
		counter start source :
		CEN control bit is set
		The trigger input in pause mode is high
		010: When an update event occurs, a TRGO trigger signal is output. The update
		source depends on UPDIS bit and UPS bit.
		011: When a capture or compare pulse event occurs in channel0, a TRGO trigger
		signal is output.
		100: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O0CPRE.
		101: When a compare event occurs, a TRGO trigger signal is output. The compare source is from O1CPRE.
		110: When a compare event occurs, a TRGO trigger signal is output. The compare
		source is from O2CPRE.
		111: When a compare event occurs, a TRGO trigger signal is output. The compare
		source is from O3CPRE.
3	DMAS	DMA request source selection
		0: When capture or compare event occurs, the DMA request of channel x is sent
		1: When update event occurs, the DMA request of channel x is sent.
2:0	Reserved	Must be kept at reset value.



# Slave mode configuration register (TIMERx\_SMCFG)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ETP	SMC1	ETPS	C[1:0]		ETF	C[3:0]		MSM		TRGS[2:0]		Reserved		SMC[2:0]	
rw	rw	ry	N		r	W		rw		rw				rw	

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value
15	ETP	External trigger polarity
		This bit specifies the polarity of ETI signal
		0: ETI is active at rising edge or high level .
		1: ETI is active at falling edge or low level .
14	SMC1	Part of SMC for enable External clock mode1.
		In external clock mode 1, the counter is clocked by any active edge on the ETIFP
		signal.
		0: External clock mode 1 disabled
		1: External clock mode 1 enabled.
		When the slave mode is configured as restart mode, pause mode or event mode,
		the timer can still work in the external clock 1 mode by setting this bit. But the TRGS
		bits must not be 3'b111 in this case.
		The clock source of the timer will be ETIFP if external clock mode 0 and external
		clock mode 1 are configured at the same time.
		<b>Note:</b> External clock mode 0 enable is in this register's SMC[2:0] bit-filed.
13:12	ETPSC[1:0]	The prescaler of external trigger
		The frequency of external trigger signal ETIFP must not be at higher than 1/4 of
		TIMER_CK frequency. When the external trigger signal is a fast clock, the prescaler
		can be enabled to reduce ETIFP frequency.
		00: Prescaler disable.
		01: The prescaler is 2.
		10: The prescaler is 4.
		11: The prescaler is 8.
11:8	ETFC[3:0]	External trigger filter control
		The external trigger can be filtered by digital filter and this bit-field configure the filtering capability.
		Basic principle of digital filter: continuously sample the external trigger signal



according to  $f_{\mathsf{SAMP}}$  and record the number of times of the same level of the signal. After reaching the filtering capacity configured by this bit-field, it is considered to be an effective level.

The filtering capability configuration is as follows:

EXTFC[3:0]	Times	f <sub>SAMP</sub>
4'b0000	Filter	lisabled.
4'b0001	2	
4'b0010	4	fck_timer
4'b0011	8	
4'b0100	6	f/2
4'b0101	8	f <sub>DTS_CK</sub> /2
4'b0110	6	f//
4'b0111	8	f <sub>DTS_CK</sub> /4
4'b1000	6	fots ck/8
4'b1001	8	IDTS_CK/O
4'b1010	5	
4'b1011	6	f <sub>DTS_CK</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS_CK</sub> /32
4'b1111	8	

### 7 MSM

#### Master-slave mode

This bit can be used to synchronize selected timers to begin counting at the same time. The TRGI is used as the start event, and through TRGO, timers are connected together.

0: Master-slave mode disable

1: Master-slave mode enable

### 6:4 TRGS[2:0]

### Trigger selection

This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter.

000: ITI0 001: ITI1 010: ITI2 011: ITI3 100: CI0F\_ED

101: CI0FE0 110: CI1FE1 111: ETIFP

These bits must not be changed when slave mode is enabled.

3 Reserved

Must be kept at reset value.

2:0 SMC[2:0]

Slave mode control

000: Disable mode. The slave mode is disabled; The prescaler is clocked directly



by the internal clock (TIMER\_CK) when CEN bit is set high.

001: Quadrature decoder mode 0.The counter counts on CI0FE0 edge, while the direction depends on CI1FE1 level.

010: Quadrature decoder mode 1.The counter counts on CI1FE1 edge, while the direction depends on CI0FE0 level.

011: Quadrature decoder mode 2.The counter counts on both CI0FE0 and CI1FE1 edge, while the direction depends on each other.

100: Restart mode. The counter is reinitialized and an update event is generated on the rising edge of the selected trigger input.

101: Pause mode. The trigger input enables the counter clock when it is high and disables the counter clock when it is low.

110: Event mode. A rising edge of the trigger input enables the counter.

111: External clock mode 0. The counter counts on the rising edges of the selected trigger.

### DMA and interrupt enable register (TIMERx\_DMAINTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	TRGDEN	Reserved	CH3DEN	CH2DEN	CH1DEN	CH0DEN	UPDEN	Reserved	TRGIE	Reserved	CH3IE	CH2IE	CH1IE	CH0IE	UPIE
	rw		rw	rw	rw	rw	rw		rw		rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	TRGDEN	Trigger DMA request enable
		0: disabled
		1: enabled
13	Reserved	Must be kept at reset value.
12	CH3DEN	Channel 3 capture/compare DMA request enable
		0: disabled
		1: enabled
11	CH2DEN	Channel 2 capture/compare DMA request enable
		0: disabled
		1: enabled
10	CH1DEN	Channel 1 capture/compare DMA request enable
		0: disabled
		4.40



digabevice									OD	<i>J</i> _/ \-	130 (	)3CI	iviaii	<u>uai</u>
				1: enab	oled									
9	CH0DE	N		Channe	el 0 cap	ture/compa	re Di	MA rec	juest ena	able				
				0: disal	oled									
				1: enab	led									
8	UPDEN			Update	DMA r	equest ena	ble							
				0: disal	oled									
				1: enab	led									
7	Reserve	ed		Must be	e kept a	it reset valu	ie.							
6	TRGIE			Trigger	interru	ot enable								
				0: disal	oled									
				1: enab	led									
5	Reserve	ed		Must be	e kept a	it reset valu	ie.							
4	CH3IE			Channe	el 3 cap	ture/compa	re int	errupt	enable					
				0: disal	oled									
				1: enab	led									
3	CH2IE			Channe	el 2 cap	ture/compa	re int	errupt	enable					
				0: disal	oled									
				1: enab	led									
2	CH1IE			Channe	el 1 cap	ture/compa	re int	errupt	enable					
				0: disal	oled									
				1: enab	oled									
1	CH0IE			Channe	el 0 cap	ture/compa	re int	errupt	enable					
				0: disal	oled									
				1: enab	led									
0	UPIE			Update	interru	pt enable								
				0: disal										
				1: enab	led									
	Interr	unt fla	an ron	ietor (	TIMEI	Rx_INTF)	١							
		_		•	I HAITE	W_INTE	'							
	Addres Reset													
	This re	gister	has to	be acc	essed	by word (3	32-bit	t).						
31 30	29	28	27	26	25	• ,	23	22	21	20	19	18	17	16
						Reserved								
1E 44	40	10	44	10	0	P	7	6	E	4	2	n	4	0
15 14 Reserv	13 ed	12 CH3OF	11 CH2OF	10 CH1OF	9 CH0OF	8 Reserved	7	6 TRGIF	5 Reserved	4 CH3IF	3 CH3IF	2 CH1IF	1 CH0IF	0 UPIF
				1										



capture event occurs while CH0IF flag has already been set. This flag is cleared by software.  0: No over capture interrupt occurred  1: Over capture interrupt occurred  8:7 Reserved Must be kept at reset value.  6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag  Channel 0 's capture/compare interrupt flag	Bits	Fields	Descriptions
Refer to CH00F description  CH20F Channel 2 over capture flag Refer to CH00F description  CH10F Channel 1 over capture flag Refer to CH00F description  CH00F Channel 0 over capture flag Refer to CH00F description  CH00F Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CH0IF flag has already been set. This flag is cleared by software.  No over capture interrupt occurred  Trioper interrupt occurred  Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  No trigger event occurred. Trigger interrupt occurred.  CH3IF Channel 3's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2's capture/compare interrupt flag Refer to CH0IF description  CH3IF Channel 1's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  No Channel 1 interrupt occurred	31:13	Reserved	Must be kept at reset value.
11 CH2OF Channel 2 over capture flag Refer to CH0OF description  10 CH1OF Channel 1 over capture flag Refer to CH0OF description  9 CH0OF Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CH0IF flag has already been set. This flag is cleared by software.  0: No over capture interrupt occurred  1: Over capture interrupt occurred  7: Over capture interrupt occurred  7: Over capture interrupt occurred  7: Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  7: No trigger event occurred.  7: Trigger interrupt occurred.  8: Reserved Must be kept at reset value.  CH3IF Channel 3's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2's capture/compare interrupt enable Refer to CH0IF description  1 CH0IF Channel 0's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	12	CH3OF	Channel 3 over capture flag
Refer to CHOOF description  CH1OF Channel 1 over capture flag Refer to CHOOF description  CHOOF Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CHOIF flag has already been set. This flag is cleared by software.  No over capture interrupt occurred 1: Over capture interrupt occurred  REF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input can generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event, otherwise, only an active edge on trigger input occurred.  Reserved Must be kept at reset value.  CH3IF Channel 3's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a capture event occurs.			Refer to CH0OF description
CH10F Channel 1 over capture flag Refer to CH00F description  Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CH0IF flag has already been set. This flag is cleared by software.  Choo over capture interrupt occurred 1: Over capture interrupt occurred  Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input can generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event. Cho to trigger event occurred.  Reserved Must be kept at reset value.  CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a capture event occurs. Channel 1 interrupt occurred	11	CH2OF	Channel 2 over capture flag
Refer to CHOOF description  Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CHOIF flag has already been set. This flag is cleared by software.  No over capture interrupt occurred  Reserved Must be kept at reset value.  Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger interrupt occurred.  Reserved Must be kept at reset value.  Must be kept at reset value.  CH3IF Channel 3 's capture/compare interrupt enable Refer to CHOIF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CHOIF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CHOIF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. CNO Channel 1 interrupt occurred			Refer to CH0OF description
CHOOF Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CHOIF flag has already been set. This flag is cleared by software.  0: No over capture interrupt occurred 1: Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  4 CH0IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  5 CH0IF Channel 1 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. When channel 1 interrupt occurred	10	CH1OF	Channel 1 over capture flag
When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CH0IF flag has already been set. This flag is cleared by software.  0: No over capture interrupt occurred 1: Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  1 CH0IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred 1: Channel 1 interrupt occurred			Refer to CH0OF description
capture event occurs while CHOIF flag has already been set. This flag is cleared by software.  0: No over capture interrupt occurred  1: Over capture interrupt occurred  8:7 Reserved Must be kept at reset value.  6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CHOIF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CHOIF description  2 CH1IF Channel 1 's capture/compare interrupt flag Refer to CHOIF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set when a capture event occurs. When channel 0 is in input mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred 1: Channel 1 interrupt occurred	9	CH0OF	Channel 0 over capture flag
software.  0: No over capture interrupt occurred  1: Over capture interrupt occurred  8:7 Reserved Must be kept at reset value.  6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a compare event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			When channel 0 is configured in input mode, this flag is set by hardware when a
0: No over capture interrupt occurred 1: Over capture interrupt occurred 8:7 Reserved Must be kept at reset value. 6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input can generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event. 0: No trigger event occurred. 1: Trigger interrupt occurred. 5 Reserved Must be kept at reset value. 4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description 3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description Channel 1 's capture/compare interrupt flag Refer to CH0IF description Channel 1 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred			capture event occurs while CH0IF flag has already been set. This flag is cleared by
1: Over capture interrupt occurred  8:7 Reserved Must be kept at reset value.  6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred			software.
1: Over capture interrupt occurred  8:7 Reserved Must be kept at reset value.  6 TRGIF Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred			0: No over capture interrupt occurred
Trigger interrupt flag This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  1 Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred			
This flag is set on trigger event and cleared by software. When in pause mode, both edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  4: CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	8:7	Reserved	Must be kept at reset value.
edges on trigger input generates a trigger event, otherwise, only an active edge on trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	6	TRGIF	Trigger interrupt flag
trigger input can generates a trigger event.  0: No trigger event occurred.  1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  2 CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			This flag is set on trigger event and cleared by software. When in pause mode, both
0: No trigger event occurred. 1: Trigger interrupt occurred. 1: Trigger interrupt occurred.  5 Reserved Must be kept at reset value.  4 CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  3 CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  2 CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  1 CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred			edges on trigger input generates a trigger event, otherwise, only an active edge on
1: Trigger interrupt occurred.  Reserved Must be kept at reset value.  CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  No Channel 1 interrupt occurred  CH3IF  Channel 2 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in output mode, this flag is set when a capture event occurs.  No Channel 1 interrupt occurred			trigger input can generates a trigger event.
Must be kept at reset value.  CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  No Channel 1 interrupt occurred  Channel 1 interrupt occurred			0: No trigger event occurred.
CH3IF Channel 3 's capture/compare interrupt enable Refer to CH0IF description  CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  No Channel 1 interrupt occurred  Channel 1 interrupt occurred			1: Trigger interrupt occurred.
Refer to CH0IF description  Channel 2 's capture/compare interrupt enable Refer to CH0IF description  Channel 1 's capture/compare interrupt flag Refer to CH0IF description  Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  O: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	5	Reserved	Must be kept at reset value.
CH2IF Channel 2 's capture/compare interrupt enable Refer to CH0IF description  Channel 1 's capture/compare interrupt flag Refer to CH0IF description  Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  No Channel 1 interrupt occurred  Channel 1 interrupt occurred	4	CH3IF	Channel 3 's capture/compare interrupt enable
Refer to CH0IF description  Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF  Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  O: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			Refer to CH0IF description
CH1IF Channel 1 's capture/compare interrupt flag Refer to CH0IF description  CH0IF Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  O: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	3	CH2IF	Channel 2 's capture/compare interrupt enable
Refer to CH0IF description  Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  O: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			Refer to CH0IF description
CH0IF  Channel 0 's capture/compare interrupt flag  This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	2	CH1IF	Channel 1 's capture/compare interrupt flag
This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			Refer to CH0IF description
mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred	1	CH0IF	Channel 0 's capture/compare interrupt flag
mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			This flag is set by hardware and cleared by software. When channel 0 is in input
mode, this flag is set when a compare event occurs.  0: No Channel 1 interrupt occurred  1: Channel 1 interrupt occurred			mode, this flag is set when a capture event occurs. When channel 0 is in output
0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred			
1: Channel 1 interrupt occurred			
0 UPIF Update interrupt flag			
	0	UPIF	Update interrupt flag
This bit is set by hardware on an update event and cleared by software.	-		



0: No update interrupt occurred

1: Update interrupt occurred

# Software event generation register (TIMERx\_SWEVG)

Address offset: 0x14

Reset value: 0x0000 0000

Reserved	 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Rese	erved							
Reserved TRGG Reserved CH3G CH2G CH1G CH0G UPG	 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							TRGG	Reserved	CH3G	CH2G	CH1G	CH0G	UPG		

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	TRGG	Trigger event generation
		This bit is set by software and cleared by hardware automatically. When this bit is
		set, the TRGIF flag in TIMERx_STAT register is set, related interrupt or DMA
		transfer can occur if enabled.
		0: No generate a trigger event
		1: Generate a trigger event
5	Reserved	Must be kept at reset value.
4	CH3G	Channel 3's capture or compare event generation
		Refer to CH0G description
3	CH2G	Channel 2's capture or compare event generation
		Refer to CH0G description
2	CH1G	Channel 1's capture or compare event generation
		Refer to CH0G description
1	CH0G	Channel 0's capture or compare event generation
		This bit is set by software in order to generate a capture or compare event in channel
		0, it is automatically cleared by hardware. When this bit is set, the CH1IF flag is set,
		the corresponding interrupt or DMA request is sent if enabled. In addition, if channel
		1 is configured in input mode, the current value of the counter is captured in
		TIMERx_CH0CV register, and the CH0OF flag is set if the CH0IF flag was already
		high.
		0: No generate a channel 1 capture or compare event
		1: Generate a channel 1 capture or compare event
0	UPG	This bit can be set by software, and cleared by hardware automatically. When this
		443



bit is set, the counter is cleared if the center-aligned or up counting mode is selected, else (down counting) it takes the auto-reload value. The prescaler counter is cleared at the same time.

0: No generate an update event


1: Generate an update event

## Channel control register 0 (TIMERx\_CHCTL0)

Address offset: 0x18

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



### Output compare mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	CH1COMCEN	Channel 1 output compare clear enable Refer to CH0COMCEN description
14:12	CH1COMCTL[2:0]	Channel 1 compare output control Refer to CH0COMCTL description
11	CH1COMSEN	Channel 1 output compare shadow enable Refer to CH0COMSEN description
10	CH1COMFEN	Channel 1 output compare fast enable Refer to CH0COMFEN description
9:8	CH1MS[1:0]	Channel 1 mode selection  This bit-field specifies the direction of the channel and the input signal selection.  This bit-field is writable only when the channel is not active. (CH1EN bit in TIMERx_CHCTL2 register is reset).  00: Channel 1 is programmed as output mode  01: Channel 1 is programmed as input mode, IS1 is connected to CI1FE1  10: Channel 1 is programmed as input mode, IS1 is connected to CI0FE1  11: Channel 1 is programmed as input mode, IS1 is connected to ITS.  Note: When CH1MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx_SMCFG register.



7	CH0COMCEN	Channel 0 output compare clear enable.  When this bit is set, if the ETIFP signal is detected as high level, the O0CPRE signal will be cleared.  0: Channel 0 output compare clear disable  1: Channel 0 output compare clear enable
6:4	CH0COMCTL[2:0]	Channel 0 compare output control This bit-field specifies the compare output mode of the the output prepare signal OOCPRE. In addition, the high level of OOCPRE is the active level, and CH0_O and CH0_ON channels polarity depends on CH0P and CH0NP bits.  000: Timing mode. The OOCPRE signal keeps stable, independent of the comparison between the register TIMERx_CH0CV and the counter TIMERx_CNT.  001: Set the channel output. OOCPRE signal is forced high when the counter is equals to the output compare register TIMERx_CH0CV.  010: Clear the channel output. OOCPRE signal is forced low when the counter is equals to the output compare register TIMERx_CH0CV.  011: Toggle on match. OOCPRE toggles when the counter is equals to the output compare register TIMERx_CH0CV.  100: Force low. OOCPRE is forced to low level.  101: Force high. OOCPRE is forced to high level.  110: PWM mode0. When counting up, OOCPRE is high when the counter is smaller than TIMERx_CH0CV, and low otherwise. When counting down, OOCPRE is low when the counter is larger than TIMERx_CH0CV, and high otherwise.  111: PWM mode1. When counting up, OOCPRE is low when the counter is smaller than TIMERx_CH0CV, and high otherwise. When counting down, OOCPRE is high when the counter is larger than TIMERx_CH0CV, and low otherwise.  If configured in PWM mode, the OOCPRE level changes only when the output compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison result changes.
3	CH0COMSEN	Channel 0 compare output shadow enable  When this bit is set, the shadow register of TIMERx_CH0CV register, which updates at each update event, will be enabled.  0: Channel 0 output compare shadow disable 1: Channel 0 output compare shadow enable The PWM mode can be used without verifying the shadow register only in single pulse mode (when SPM=1)
2	CH0COMFEN	Channel 0 output compare fast enable  When this bit is set, the effect of an event on the trigger in input on the capture/compare output will be accelerated if the channel is configured in PWM0 or PWM1 mode. The output channel will treat an active edge on the trigger input as a compare match, and CH0_O is set to the compare level independently from the result of the comparison.  0: Channel 0 output quickly compare disable.



1: Channel 0 output quickly compare enable.

1:0 CH0MS[1:0]

Channel 0 I/O mode selection

This bit-field specifies the work mode of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH0EN bit in TIMERx\_CHCTL2 register is reset).).

00: Channel 0 is programmed as output mode

01: Channel 0 is programmed as input mode, IS0 is connected to CI0FE0

10: Channel 0 is programmed as input mode, IS0 is connected to CI1FE0

11: Channel 0 is programmed as input mode, IS0 is connected to ITS

**Note:** When CH0MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx\_SMCFG register.

### Input capture mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	CH1CAPFLT[3:0]	Channel 1 input capture filter control
		Refer to CH0CAPFLT description
11:10	CH1CAPPSC[1:0]	Channel 1 input capture prescaler
		Refer to CH0CAPPSC description
9:8	CH1MS[1:0]	Channel 1 mode selection
		Same as Output compare mode
7:4	CH0CAPFLT[3:0]	Channel 2 input capture filter control
		The CI2 input signal can be filtered by digital filter and this bit-field configure the
		filtering capability.
		Basic principle of digital filter: continuously sample the CI2 input signal according to
		f <sub>SAMP</sub> and record the number of times of the same level of the signal. After reaching
		the filtering capacity configured by this bit, it is considered to be an effective level.
		The filtering capability configuration is as follows:

CH2CAPFLT [3:0]	Times	<b>f</b> SAMP
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	f <sub>CK_TIMER</sub>
4'b0011	8	
4'b0100	6	fors/2
4'b0101	8	IDTS/2
4'b0110	6	fots/4
4'b0111	8	IDTS/4
4'b1000	6	fртs/8
4'b1001	8	וטוא/ <b>ס</b>
4'b1010	5	f <sub>DTS</sub> /16



		4'b1011	6				
		4'b1100	8				
		4'b1101	5				
		4'b1110	6	f <sub>DTS</sub> /32			
		4'b1111	8				
3:2	CH0CAPPSC[1:0]	Channel 2 input capture prescaler					
		This bit-field specifies the factor of the prescaler on channel 2 input. The prescaler					
		is reset when CH2EN bit in TIMERx_CHCTL2 register is clear.					
		00: Prescaler disable, input capture occurs on every channel input edge					
		01: The input capture occurs on every 2 channel input edges					
		10: The input capture occurs on every 4 channel input edges					
		11: The input capture occur	s on every 8 cha	annel input edges			
1:0	CH0MS[1:0]	Channel 0 mode selection					
		Same as Output compare n	node				

# Channel control register 1 (TIMERx\_CHCTL1)

Address offset: 0x1C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserve					erved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
СНЗСОМ	CH3COMCTL[2:0]		СНЗСОМ	СНЗСОМ	FEN CH3MS[1:0]		CH2COM	CH2COMCTL[2:0]		CH2COM	CH2COM	CH2MS[1:0]			
CEN			SEN	FEN			CEN			SEN	FEN				
CH3CAPFLT[3:0]		CH3CAP	PSC[1:0]				CH2CAI	PFLT[3:0]		CH2CAF	PSC[1:0]				

### Output compare mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	CH3COMCEN	Channel 3 output compare clear enable
		Refer to CH0COMCEN description
14:12	CH3COMCTL[2:0]	Channel 3 compare output control
		Refer to CH0COMCTL description
11	CH3COMSEN	Channel 3 output compare shadow enable
		Refer to CH0COMSEN description
10	CH3COMFEN	Channel 3 output compare fast enable
		Refer to CH0COMFEN description





9:8 CH3MS[1:0]

Channel 3 mode selection

This bit-field specifies the direction of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH3EN bit in TIMERx\_CHCTL2 register is reset).

00: Channel 3 is programmed as output mode

01: Channel 3 is programmed as input mode, IS3 is connected to CI3FE3

10: Channel 3 is programmed as input mode, IS3 is connected to Cl2FE3

11: Channel 3 is programmed as input mode, IS3 is connected to ITS.

**Note:** When CH3MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx\_SMCFG register.

7 CH2COMCEN

Channel 2 output compare clear enable.

When this bit is set, if the ETIFP signal is detected as high level, the O2CPRE signal will be cleared.

0: Channel 2 output compare clear disable

1: Channel 2 output compare clear enable

6:4 CH2COMCTL[2:0]

Channel 2 compare output control

This bit-field specifies the compare output mode of the the output prepare signal O0CPRE. In addition, the high level of O0CPRE is the active level, and CH0\_O and CH0\_ON channels polarity depends on CH0P and CH0NP bits.

000: Timing mode. The O2CPRE signal keeps stable, independent of the comparison between the output compare register TIMERx\_CH2CV and the counter TIMERx\_CNT.

001: Set the channel output. O2CPRE signal is forced high when the counter is equals to the output compare register TIMERx\_CH2CV.

010: Clear the channel output. O2CPRE signal is forced low when the counter is equals to the output compare register TIMERx\_CH2CV.

011: Toggle on match. O2CPRE toggles when the counter is equals to the output compare register TIMERx\_CH2CV.

100: Force low. O2CPRE is forced to low level.

101: Force high. O2CPRE is forced to high level.

110: PWM mode 0. When counting up, O2CPRE is high when the counter is smaller than TIMERx\_CH2CV, and low otherwise. When counting down, O2CPRE is low when the counter is larger than TIMERx\_CH2CV, and high otherwise.

111: PWM mode 1. When counting up, O2CPRE is low when the counter is smaller than TIMERx\_CH2CV, and high otherwise. When counting down, O2CPRE is high when the counter is larger than TIMERx\_CH2CV, and low otherwise.

If configured in PWM mode, the O2CPRE level changes only when the output compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison result changes.

3 CH2COMSEN

Channel 2 compare output shadow enable

When this bit is set, the shadow register of TIMERx\_CH2CV register, which updates at each update event will be enabled.



Giganevice		GD32A490 User Manual
		0: Channel 2 output compare shadow disable
		1: Channel 2 output compare shadow enable
		The PWM mode can be used without verifying the shadow register only in single
		pulse mode (when SPM=1)
2	CH2COMFEN	Channel 2 output compare fast enable
		When this bit is set, the effect of an event on the trigger in input on the
		capture/compare output will be accelerated if the channel is configured in PWM1 or
		PWM2 mode. The output channel will treat an active edge on the trigger input as a
		compare match, and CH2_O is set to the compare level independently from the
		result of the comparison.
		0: Channel 2 output quickly compare disable.
		1: Channel 2 output quickly compare enable.
1:0	CH2MS[1:0]	Channel 2 I/O mode selection
		This bit-field specifies the work mode of the channel and the input signal selection.
		This bit-field is writable only when the channel is not active. (CH2EN bit in
		TIMERx_CHCTL2 register is reset).).
		00: Channel 2 is programmed as output mode
		01: Channel 2 is programmed as input mode, IS2 is connected to CI2FE2
		10: Channel 2 is programmed as input mode, IS2 is connected to CI3FE2
		11: Channel 2 is programmed as input mode, IS2 is connected to ITS.
		Note: When CH2MS[1:0]=11, it is necessary to select an internal trigger input
		through TRGS bits in TIMERx_SMCFG register.

### Input capture mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	CH3CAPFLT[3:0]	Channel 3 input capture filter control
		Refer to CH0CAPFLT description
11:10	CH3CAPPSC[1:0]	Channel 3 input capture prescaler
		Refer to CH0CAPPSC description
9:8	CH3MS[1:0]	Channel 3 mode selection
		Same as Output compare mode
7:4	CH2CAPFLT[3:0]	Channel 2 input capture filter control
		The CI2 input signal can be filtered by digital filter and this bit-field configure the
		filtering capability.
		Basic principle of digital filter: continuously sample the CI2 input signal according to
		fsame and record the number of times of the same level of the signal. After reaching
		the filtering capacity configured by this bit, it is considered to be an effective level.
		The filtering capability configuration is as follows:

CH2CAPFLT [3:0]	Times	fsamp
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	fck_timer
4'b0011	8	
4'b0100	6	t /0
4'b0101	8	f <sub>DTS</sub> /2
4'b0110	6	£ //
4'b0111	8	f <sub>DTS</sub> /4
4'b1000	6	£ /0
4'b1001	8	f <sub>DTS</sub> /8
4'b1010	5	
4'b1011	6	f <sub>DTS</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS</sub> /32
4'b1111	8	

3:2 CH2CAPPSC[1:0]

Channel 2 input capture prescaler

This bit-field specifies the factor of the prescaler on channel 2 input. The prescaler is reset when CH2EN bit in TIMERx\_CHCTL2 register is clear.

00: Prescaler disable, input capture occurs on every channel input edge

01: The input capture occurs on every 2 channel input edges

10: The input capture occurs on every 4 channel input edges

11: The input capture occurs on every 8 channel input edges

1:0 CH2MS[1:0]

Channel 2 mode selection

Same as output compare mode

### Channel control register 2 (TIMERx\_CHCTL2)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	Reserved		CH3EN	CH2NP	Reserved	CH2P	CH2EN	CH1NP	Reserved	CH1P	CH1EN	CH0NP	Reserved	CH0P	CH0EN
		rw	rw	rw		rw	rw	rw		rw	rw	rw		rw	rw

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13	CH3P	Channel 3 capture/compare function polarity



		OBOLI (100 Ocol Mariaa)
		Refer to CH0P description
12	CH3EN	Channel 3 capture/compare function enable Refer to CH0EN description
11	CH2NP	Channel 2 complementary output polarity  Refer to CH0NP description
10	Reserved	Must be kept at reset value.
9	CH2P	Channel 2 capture/compare function polarity  Refer to CH0P description
8	CH2EN	Channel 2 capture/compare function enable Refer to CH0EN description
7	CH1NP	Channel 1 complementary output polarity  Refer to CH0NP description
6	Reserved	Must be kept at reset value.
5	CH1P	Channel 1 capture/compare function polarity Refer to CH0P description
4	CH1EN	Channel 1 capture/compare function enable Refer to CH0EN description
3	CH0NP	Channel 0 complementary output polarity  When channel 0 is configured in output mode, this bit should be keep reset value.  When channel 0 is configured in input mode, together with CH0P, this bit is used to define the polarity of Cl0.  This bit cannot be modified when PROT [1:0] bit-filed in TIMERx_CCHP register is 11 or 10.
2	Reserved	Must be kept at reset value.
1	CH0P	Channel 0 capture/compare function polarity  When channel 0 is configured in output mode, this bit specifies the output signal polarity.  0: Channel 0 high level is active level  1: Channel 0 low level is active level  When channel 0 is configured in input mode, this bit specifies the CI0 signal polarity.
		[CH0NP, CH0P] will select the active trigger or capture polarity for CI0FE0 or CI1FE0.
		[CH0NP==0, CH0P==0]: CIxFE0's rising edge is the active signal for capture or trigger operation in slave mode. And CIxFE0 will not be inverted.
		[CH0NP==0, CH0P==1]: ClxFE0's falling edge is the active signal for capture or trigger operation in slave mode. And ClxFE0 will be inverted.
		[CH0NP==1, CH0P==0]: Reserved. [CH0NP==1, CH0P==1]: ClxFE0's falling and rising edge are both the active signal



for capture or trigger operation in slave mode. And CIxFE0 will be not inverted.

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is

11 or 10.

0 CH0EN Channel 0 capture/compare function enable

When channel 0 is configured in output mode, setting this bit enables CH0\_O signal in active state. When channel 0 is configured in input mode, setting this bit enables

the capture event in channel0.

0: Channel 0 disabled1: Channel 0 enabled

### Counter register (TIMERx\_CNT) (x=1, 4)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CNT[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CNT[31:0]	This bit-filed indicates the current counter value. Writing to this bit-filed can change
		the value of the counter.

# Counter register (TIMERx\_CNT) (x=2, 3)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														
								• •							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.



15:0 CNT[15:0]

This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter.

## Prescaler register (TIMERx\_PSC)

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PSC[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PSC[15:0]	Prescaler value of the counter clock
		The TIMER_CK clock is divided by (PSC+1) to generate the counter clock. The
		value of this bit-filed will be loaded to the corresponding shadow register at every
		update event.

# Counter auto reload register (TIMERx\_CAR) (x=1, 4)

Address offset: 0x2C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CARL[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CARL[15:0]														

rw

Bits	Fields	Descriptions
31:0	CARL[31:0]	Counter auto reload value
		This bit-filed specifies the auto reload value of the counter.

## Counter auto reload register (TIMERx\_CAR) (x=2, 3)

Address offset: 0x2C

Reset value: 0x0000 0000



	This register has to be accessed by word (32-bit).														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CARL[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CARL[15:0]	Counter auto reload value
		This hit-filed specifies the auto reload value of the counter

# Channel 0 capture/compare value register (TIMERx\_CH0CV) (x=1, 4)

Address offset: 0x34

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CH0VAL[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH0VAL[15:0]														

rw

Bits	Fields	Descriptions
31:0	CH0VAL[31:0]	Capture or compare value of channel0
		When channel 0 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 0 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 0 capture/compare value register (TIMERx\_CH0CV) (x=2, 3)

Address offset: 0x34

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



CH0VAL[15:0]

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH0VAL[15:0]	Capture or compare value of channel0
		When channel 0 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 0 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 1 capture/compare value register (TIMERx\_CH1CV) (x=1, 4)

Address offset: 0x38

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CH1VAL[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH1VAL[15:0]														

rw

Bits	Fields	Descriptions
31:0	CH1VAL[31:0]	Capture or compare value of channel1
		When channel 1 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 1 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

# Channel 1 capture/compare value register (TIMERx\_CH1CV) (x=2, 3)

Address offset: 0x38 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH1VA	AL[15:0]							



rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH1VAL[15:0]	Capture or compare value of channel1
		When channel 1 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 1 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 2 capture/compare value register (TIMERx\_CH2CV) (x=1, 4)

Address offset: 0x3C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CH2VAL[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH2VAL[15:0]														

rw

Bits	Fields	Descriptions
31:0	CH2VAL[31:0]	Capture or compare value of channel 2
		When channel 2 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 2 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 2 capture/compare value register (TIMERx\_CH2CV) (x=2, 3)

Address offset: 0x3C Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH2VAL[15:0]														



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH2VAL[15:0]	Capture or compare value of channel 2
		When channel 2 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 2 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

# Channel 3 capture/compare value register (TIMERx\_CH3CV) (x=1, 4)

Address offset: 0x40

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CH3VA	L[31:16]							
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH3VAL[15:0]														

ſW

Bits	Fields	Descriptions
31:0	CH3VAL[31:0]	Capture or compare value of channel 3
		When channel3 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 3 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 3 capture/compare value register (TIMERx\_CH3CV) (x=2, 3)

Address offset: 0x40

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Reserve	d							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH3VAL[1	5:0]							



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH3VAL[15:0]	Capture or compare value of channel 3
		When channel3 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 3 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## DMA configuration register (TIMERx\_DMACFG)

Address offset: 0x48

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved			DMATC[4:0]					Reserved DMATA [4:0]						

Bits	Fields	Descriptions
31:13	Reserved	Must be kept at reset value.
12:8	DMATC [4:0]	DMA transfer count
		This filed defines the number(n) of the register that DMA will access(R/W), $n =$
		(DMATC [4:0] +1). DMATC [4:0] is from 5'b0_0000 to 5'b1_0001.
7:5	Reserved	Must be kept at reset value.
4:0	DMATA [4:0]	DMA transfer access start address
		This filed define the first address for the DMA access the TIMERx_DMATB. When
		access is done through the TIMERx_DMA address first time, this bit-field specifies
		the address you just access. And then the second access to the TIMERx_DMATB,
		you will access the address of start address + 0x4.

## DMA transfer buffer register (TIMERx\_DMATB)

Address offset: 0x4C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DMAT	B[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	DMATB[15:0]	DMA transfer buffer
		When a read or write operation is assigned to this register, the register located at
		the address range (Start Addr + Transfer Timer* 4) will be accessed.
		The transfer Timer is calculated by hardware, and ranges from 0 to DMATC.

# Input remap register (TIMERx\_IRMP) (x=1)

Address offset: 0x50

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			ITI1_RMP Reserved												

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:10	ITI1_RMP	Internal trigger input1 remap
		00:TIMER7_TRGO
		01:Ethernet PTP
		10:USB FS SOF
		11:USB HS SOF
9:0	Reserved	Must be kept at reset value.

## Input remap register (TIMERx\_IRMP) (x=4)

Address offset: 0x50

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Reserved	CI3_RMP	Reserved
----------	---------	----------

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:6	CI3_RMP	Channel 3 input remap.
		00: GPIO pin. Refer to GPIO remap table
		01: IRC32K
		10: LXTAL
		11:RTC wakeup interrupt
5:0	Reserved	Must be kept at reset value.

# Configuration register (TIMERx\_CFG)

Address offset: 0xFC Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Rese	erved		•			•		CHVSEL	Reserved

rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	CHVSEL	Write CHxVAL register selection
		This bit-field set and reset by software.
		1: If write the CHxVAL register, the write value is same as the CHxVAL value, the
		write access ignored
		0: No effect
0	Reserved	Must be kept at reset value.



# 18.3. General level1 timer (TIMERx, x=8, 11)

### 18.3.1. Overview

The general level1 timer module (Timer8, 11) is a two-channel timer that supports input capture, output compare. They can generate PWM signals to control motor or be used for power management applications. The general level1 time reference is a 16-bit counter that can be used as an unsigned counter.

In addition, the general level1 timers can be programmed and be used to count or time external events that drive other Timers.

Timer and timer are completely independent, but there may be synchronized to provide a larger timer with their counters incrementing in unison.

#### 18.3.2. Characteristics

- Total channel num: 2.
- Counter width: 16bit.
- Source of count clock is selectable: internal clock, internal trigger, external input, external trigger.
- counter mode: Count up only.
- Programmable prescaler: 16 bit. Factor can be changed on the go.
- Each channel is user-configurable: Input capture mode, Output compare mode, Programmable PWM mode, Single pulse mode
- Auto-reload function.
- Interrupt output on: update, trigger event, and compare/capture event.
- Daisy chaining of timer modules to allow a single timer to initiate multiple timing events.
- Timer synchronization allows selected timers to start counting on the same clock cycle.
- Timer master-slave management.




#### 18.3.3. Function overview

### **Block diagram**

<u>Figure 18-43. General level1 timer block diagram</u> provides details on the internal configuration of the general level1 timer.

Figure 18-43. General level1 timer block diagram



### **Clock source configuration**

The general level1 TIMER has the capability of being clocked by either the CK\_TIMER or an alternate clock source controlled by SMC (TIMERx\_SMCFG bit [2:0]).

■ SMC [2:0] == 3'b000. Internal timer clock CK\_TIMER which is from module RCU.

The default internal clock source is the CK\_TIMER used to drive the counter prescaler when the SMC [2:0] == 3'b000. When the CEN is set, the CK\_TIMER will be divided by PSC value to generate PSC\_CLK.

In this mode, the TIMER\_CK, driven counter's prescaler to count, is equal to CK\_TIMER which is from RCU.

If the SMC [2:0] in the TIMERx\_SMCFG register are setting to an available value including 0x1, 0x2, 0x3 and 0x7, the prescaler is clocked by other clock sources selected by the TRGS [2:0] in the TIMERx\_SMCFG register and described as follows. When the SMC bits are set to 0x4, 0x5 or 0x6, the internal clock CK\_TIMER is the counter prescaler driving clock source.






Figure 18-44. Timing chart of internal clock divided by 1

■ SMC [2:0] == 3'b111 (external clock mode 0). External input pin source

The TIMER\_CK, driven counter's prescaler to count, can be triggered by the event of rising or falling edge on the external pin TIMERx\_CI0/TIMERx\_CI1. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x4, 0x5 or 0x6.

And, the counter prescaler can also be driven by rising edge on the internal trigger input pin ITI0/1/2/3. This mode can be selected by setting SMC [2:0] to 0x7 and the TRGS [2:0] to 0x0, 0x1, 0x2 or 0x3.

### Clock prescaler

The counter clock (PSC\_CK) is obtained by the TIMER\_CK through the prescaler, and the prescale factor can be configured from 1 to 65536 through the prescaler register (TIMERx\_PSC). The new written prescaler value will not take effect until the next update event.






Figure 18-45. Timing chart of PSC value change from 0 to 2

### Counter up counting

In this mode, the counter counts up continuously from 0 to the counter-reload value, which is defined in the TIMERx\_CAR register, in a count-up direction. Once the counter reaches the counter reload value, the counter will start counting up from 0 again. The update event is generated at each counter overflow.

When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to 0 and generates an update event.

If the UPDIS bit in TIMERx\_CTL0 register is set, the update event is disabled.

When an update event occurs, all the shadow registers (counter auto reload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock prescaler factor when TIMERx\_CAR=0x99.



Figure 18-46. Timing chart of up counting mode, PSC=0/2





Figure 18-47. Timing chart of up counting mode, change TIMERx\_CAR ongoing






### Input capture and output compare channels

The general level1 timer has two independent channels which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

#### Channel input capture function

Capture mode allows the channel to perform measurements such as pulse timing, frequency, period, duty cycle and so on. The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. When a selected edge occurs on the channel input, the current value of the counter is captured into the TIMERx\_CHxCV register, at the same time the CHxIF bit is set and the channel interrupt is generated if enabled by CHxIE = 1.

Figure 18-48. Channel input capture principle



First, the channel input signal (CIx) is synchronized to TIMER\_CK domain, and then sampled by a digital filter to generate a filtered input signal. Then through the edge detector, the rising and fall edge are detected. You can select one of them by CHxP. One more selector is for the other channel and trig, controlled by CHxMS. The IC\_prescaler make several the input event generate one effective capture event. On the capture event, CHxVAL will restore the value of Counter.

So the process can be divided to several steps as below:

**Step1:** Filter configuration. (CHxCAPFLT in TIMERx\_CHCTL0)

Based on the input signal and requested signal quality, configure compatible CHxCAPFLT.



**Step2:** Edge selection. (CHxP/CHxNP in TIMERx\_CHCTL2) Rising or falling edge, choose one by CHxP/CHxNP.

Step3: Capture source selection. (CHxMS in TIMERx\_CHCTL0)

As soon as you select one input capture source by CHxMS, you have set the channel to input mode (CHxMS!=0x0) and TIMERx\_CHxCV cannot be written any more.

**Step4:** Interrupt enable. (CHxIE and CHxDEN in TIMERx\_DMAINTEN)

Enable the related interrupt enable; you can got the interrupt and DMA request.

**Step5:** Capture enables. (CHxEN in TIMERx\_CHCTL2)

**Result:** When you wanted input signal is got, TIMERx\_CHxCV will be set by Counter's value. And CHxIF is asserted. If the CHxIF is high, the CHxOF will be asserted also. The interrupt and DMA request will be asserted based on the your configuration of CHxIE and CHxDEN in TIMERx\_DMAINTEN.

**Direct generation:** If you want to generate a DMA request or Interrupt, you can set CHxG by software directly.

The input capture mode can be also used for pulse width measurement from signals on the TIMERx\_CHx pins. For example, PWM signal connect to CI0 input. Select channel 0 capture signals to CI0 by setting CH0MS to 2'b01 in the channel control register (TIMERx\_CHCTL0) and set capture on rising edge. Select channel 1 capture signal to CI0 by setting CH1MS to 2'b10 in the channel control register (TIMERx\_CHCTL0) and set capture on falling edge. The counter set to restart mode and restart on channel 0 rising edge. Then the TIMERX\_CH0CV can measure the PWM period and the TIMERx\_CH1CV can measure the PWM duty.

#### ■ Channel output compare function

In channel output compare function, the TIMERx can generate timed pulses with programmable position, polarity, duration, and frequency. When the counter matches the value in the CHxVAL register of an output compare channel, the channel (n) output can be set, cleared, or toggled based on CHxCOMCTL. when the counter reaches the value in the CHxVAL register, the CHxIF bit is set and the channel (n) interrupt is generated if CHxIE = 1. And the DMA request will be assert, if CxCDE=1.

So the process can be divided to several steps as below:

**Step1:** Clock configuration. Such as clock source, clock prescaler and so on.

**Step2:** Compare mode configuration.

- Set the shadow enable mode by CHxCOMSEN.
- Set the output mode (Set/Clear/Toggle) by CHxCOMCTL.
- Select the active high polarity by CHxP/CHxNP.
- Enable the output by CHxEN.

Step3: Interrupt/DMA-request enables configuration by CHxIE/CxCDE

Step4: Compare output timing configuration by TIMERx CAR and TIMERx CHxCV.




About the CHxVAL, you can change it on the go to meet the waveform you expected.

**Step5:** Start the counter by CEN.

The timechart below show the three compare modes toggle/set/clear. CAR=0x63, CHxVAL=0x3

Figure 18-49. Output-compare under three modes



### **Output PWM function**

In the output PWM function (by setting the CHxCOMCTL bits to 3'b110 (PWM mode0) or to 3'b 111(PWM mode1), the channel can outputs PWM waveform according to the TIMERx\_CAR registers and TIMERx\_CHxCV registers.

Based on the counter mode, we have can also divide PWM into EAPWM (Edge aligned PWM) and CAPWM (Centre aligned PWM).

The EAPWM period is determined by TIMERx\_CAR and duty cycle is by TIMERx\_CHxCV. *Figure 18-50. EAPWM timechart* shows the EAPWM output and interrupts waveform.

The CAPWM period is determined by 2\*TIMERx\_CAR, and duty cycle is determined by 2\*TIMERx\_CHxCV. *Figure 18-51. CAPWM timechart* shows the CAPWM output and interrupt waveform.

If TIMERx\_CHxCV is greater than TIMERx\_CAR, the output will be always active under PWM mode0 (CHxCOMCTL==3'b110).

And if TIMERx\_CHxCV is equal to zero, the output will be always inactive under PWM mode0 (CHxCOMCTL==3'b110).

Figure 18-50. EAPWM timechart





Figure 18-51. CAPWM timechart



### Channel output prepare signal

When the TIMERx is used in the compare match output mode, the OxCPRE signal (Channel x Output prepare signal) is defined by setting the CHxCOMCTL filed. The OxCPRE signal has several types of output function. These include, keeping the original level by setting the CHxCOMCTL field to 0x00, set to 1 by setting the CHxCOMCTL field to 0x01, set to 0 by setting the CHxCOMCTL field to 0x02 or signal toggle by setting the CHxCOMCTL field to



0x03 when the counter value matches the content of the TIMERx\_CHxCV register.

The PWM mode 0 and PWM mode 1 outputs are also another kind of OxCPRE output which is setup by setting the CHxCOMCTL field to 0x06/0x07. In these modes, the OxCPRE signal level is changed according to the counting direction and the relationship between the counter value and the TIMERx\_CHxCV content. With regard to a more detail description refer to the relative bit definition.

Another special function of the OxCPRE signal is a forced output which can be achieved by setting the CHxCOMCTL field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx\_CHxCV values.

The OxCPRE signal can be forced to 0 when the ETIFE signal is derived from the external ETI pin and when it is set to a high level by setting the CHxCOMCEN bit to 1 in the TIMERx\_CHCTL0 register. The OxCPRE signal will not return to its active level until the next update event occurs.

#### Master-slave management


The TIMERx can be synchronized with a trigger in several modes including the Restart mode, the Pause mode and the Event mode which is selected by the SMC [2:0] in the TIMERx\_SMCFG register. The trigger input of these modes can be selected by the TRGS [2:0] in the TIMERx SMCFG register.

Table 18-6. Slave mode examples


	Mode Selection	Source Selection	Polarity Selection	Filter and Prescaler
LIST	SMC[2:0] 3'b100 (restart mode) 3'b101 (pause mode) 3'b110 (event mode)	TRGS[2:0] 000: ITI0 001: ITI1 010: ITI2 011: ITI3 100: CI0F_ED 101: CI0FE0 110: CI1FE1 111: ETIFP	If you choose the CI0FE0 or CI1FE1, configure the CHxP and CHxNP for the polarity selection and inversion.  If you choose the ETIF, configure the ETP for polarity selection and inversion.	For the ITIx no filter and prescaler can be used. For the CIx, configure Filter by CHxCAPFLT, no prescaler can be used. For the ETIF, configure Filter by ETFC and Prescaler by ETPSC.
Exam1	Restart mode The counter can be clear and restart when a rising trigger input.	TRGS[2:0]=3'b0 00 ITI0 is the selection.	For ITI0, no polarity selector can be used.	For the ITI0, no filter and prescaler can be used.



## GD32A490 User Manual







#### Single pulse mode


Single pulse mode is opposite to the repetitive mode, which can be enabled by setting SPM in TIMERx\_CTL0. When you set SPM, the counter will be clear and stop when the next update event. In order to get pulse waveform, you can set the TIMERx to PWM mode or compare by CHxCOMCTL.

Once the timer is set to operate in the single pulse mode, it is not necessary to set the timer enable bit CEN in the TIMERx\_CTL0 register to 1 to enable the counter. The trigger to generate a pulse can be sourced from the trigger signals edge or by setting the CEN bit to 1 using software. Setting the CEN bit to 1 or a trigger from the trigger signals edge can generate a pulse and then keep the CEN bit at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held.

In the single pulse mode, the trigger active edge which sets the CEN bit to 1 will enable the counter. However, there exist several clock delays to perform the comparison result between the counter value and the TIMERx\_CHxCV value. In order to reduce the delay to a minimum value, the user can set the CHxCOMFEN bit in each TIMERx\_CHCTL0/1 register. After a trigger rising occurs in the single pulse mode, the OxCPRE signal will immediately be forced to the state which the OxCPRE signal will change to, as the compare match event occurs without taking the comparison result into account. The CHxCOMFEN bit is available only when the output channel is configured to operate in the PWM0 or PWM1 output mode and the trigger source is derived from the trigger signal.

<u>Figure 18-55. Single pulse mode TIMERx\_CHxCV = 4 TIMERx\_CAR=99</u> shows an example.

Figure 18-55. Single pulse mode TIMERx\_CHxCV = 4 TIMERx\_CAR=99



#### **Timers interconnection**

Refer to Advanced timer (TIMERx, x=0, 7).

## Timer debug mode

When the Cortex®-M4 halted, and the TIMERx\_HOLD configuration bit in DBG\_CTL2 register set to 1, the TIMERx counter stops.



## **18.3.4.** TIMERx registers(x=8, 11)

TIMER8 base address: 0x4001 4000

TIMER11 base address: 0x4000 1800

## Control register 0 (TIMERx\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Res	erved							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Ī			Rese	rved			CKD	IV[1:0]	ARSE		Reserved		SPM	UPS	UPDIS	CEN
_							-	· · ·	rw/				rw.	rw	rw/	rw.

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9:8	CKDIV[1:0]	Clock division
		The CKDIV bits can be configured by software to specify division factor between
		the CK_TIMER and the dead-time and digital filter sample clock (DTS).
		00: fdts=fck_timer
		01: fdts= fck_timer /2
		10: fdts= fck_timer /4
		11: Reserved
7	ARSE	Auto-reload shadow enable
		0: The shadow register for TIMERx_CAR register is disabled
		1: The shadow register for TIMERx_CAR register is enabled
6:4	Reserved	Must be kept at reset value.
3	SPM	Single pulse mode.
		0: Single pulse mode disable. The counter continues after update event.
		1: Single pulse mode enable. The counter counts until the next update event occurs.
2	UPS	Update source
		This bit is used to select the update event sources by software.
		0: These events generate update interrupts or DMA requests:
		The UPG bit is set
		The counter generates an overflow or underflow event
		The restart mode generates an update event.
		1: This event generates update interrupts or DMA requests:



The counter generates an overflow or underflow event

1 UPDIS

Update disable.

This bit is used to enable or disable the update event generation.

0: Update event enable. When an update event occurs, the corresponding shadow registers are loaded with their preloaded values. These events generate update event:

The UPG bit is set

The counter generates an overflow or underflow event

The restart mode generates an update event.

1: Update event disable.

**Note:** When this bit is set to 1, setting UPG bit or the restart mode does not generate an update event, but the counter and prescaler are initialized.

CEN

Counter enable

0: Counter disable1: Counter enable

The CEN bit must be set by software when timer works in external clock, pause

mode and decoder mode.

## Slave mode configuration register (TIMERx\_SMCFG)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31 30 29 28 27 26 25 24 21 20 17 16 Reserved 15 14 13 12 10 9 MSM TRGS[2:0] Reserved SMC[2:0] Reserved

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	MSM	Master-slave mode
		This bit can be used to synchronize selected timers to begin counting at the same
		time. The TRGI is used as the start event, and through TRGO, timers are connected
		together.
		0: Master-slave mode disable
		1: Master-slave mode enable
6:4	TRGS[2:0]	Trigger selection
		This bit-field specifies which signal is selected as the trigger input, which is used to synchronize the counter.



000: ITI0 001: ITI1 010: ITI2 011: ITI3 100: CI0F ED 101: CI0FE0 110: CI1FE1 111: Reserved. These bits must not be changed when slave mode is enabled. Reserved 3 Must be kept at reset value. SMC[2:0] 2:0 Slave mode control 000: Disable mode. The slave mode is disabled; The prescaler is clocked directly by the internal clock (TIMER\_CK) when CEN bit is set high.

001: Reserved010: Reserved

011: Reserved

100: Restart mode. The counter is reinitialized and an update event is generated on the rising edge of the selected trigger input.

101: Pause mode. The trigger input enables the counter clock when it is high and disables the counter when it is low.

110: Event mode. A rising edge of the trigger input enables the counter.

111: External clock mode0. The counter counts on the rising edges of the selected trigger.

### Interrupt enable register (TIMERx\_DMAINTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•••	.,						<u> </u>					l	CLINE	
				Reserved					TRGIE		Reserved		CH1IE	CH0IE	UPIE
									rw				rw	rw	rw

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	TRGIE	Trigger interrupt enable
		0: disabled
		1: enabled

rc\_w0

rc\_w0

rc\_w0



_		
5:3	Reserved	Must be kept at reset value.
2	CH1IE	Channel 1 capture/compare interrupt enable
		0: disabled
		1: enabled
1	CH0IE	Channel 0 capture/compare interrupt enable
		0: disabled
		1: enabled
0	UPIE	Update interrupt enable
		0: disabled
		1: enabled

## Interrupt flag register (TIMERx\_INTF)

Address offset: 0x10

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

rc\_w0

rc\_w0

29 27 26 25 28 24 22 31 30 21 20 19 18 17 16 Reserved 9 0 15 14 13 12 11 10 6 5 2 CH1OF CH0OF TRGIF Reserved Reserved Reserved CH1IF CH0IF UPIF

rc\_w0

Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10	CH1OF	Channel 1 over capture flag
		Refer to CH0OF description
9	CH0OF	Channel 0 over capture flag
		When channel 0 is configured in input mode, this flag is set by hardware when a
		capture event occurs while CH0IF flag has already been set. This flag is cleared by
		software.
		0: No over capture interrupt occurred
		1: Over capture interrupt occurred
8:7	Reserved	Must be kept at reset value.
6	TRGIF	Trigger interrupt flag
		This flag is set on trigger event and cleared by software. When in pause mode, both
		edges on trigger input generates a trigger event, otherwise, only an active edge on
		trigger input can generates a trigger event.
		0: No trigger event occurred.



		1: Trigger interrupt occurred.
5:3	Reserved	Must be kept at reset value.
2	CH1IF	Channel 1 's capture/compare interrupt flag
		Refer to CH0IF description
1	CH0IF	Channel 0 's capture/compare interrupt flag
		This flag is set by hardware and cleared by software. When channel 0 is in input
		mode, this flag is set when a capture event occurs. When channel 0 is in output
		mode, this flag is set when a compare event occurs.
		0: No Channel 1 interrupt occurred
		1: Channel 1 interrupt occurred
0	UPIF	Update interrupt flag
		This bit is set by hardware on an update event and cleared by software.
		0: No update interrupt occurred
		1: Update interrupt occurred

## Software event generation register (TIMERx\_SWEVG)

Address offset: 0x14

Reset value: 0x0000 0000

Reserved	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Rese	erved							
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved TRGG Reserved. CH1G CH0G		Reserved						TRGG		Reserved.		CH1G	CH0G	UPG		

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	TRGG	Trigger event generation
		This bit is set by software and cleared by hardware automatically. When this bit is
		set, the TRGIF flag in TIMERx_STAT register is set, related interrupt or DMA
		transfer can occur if enabled.
		0: No generate a trigger event
		1: Generate a trigger event
5:3	Reserved	Must be kept at reset value.
2	CH1G	Channel 1's capture or compare event generation
		Refer to CH0G description
1	CH0G	Channel 0's capture or compare event generation



0

This bit is set by software in order to generate a capture or compare event in channel 0, it is automatically cleared by hardware. When this bit is set, the CH1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. In addition, if channel 1 is configured in input mode, the current value of the counter is captured in TIMERx\_CH0CV register, and the CH0OF flag is set if the CH0IF flag was already high.

0: No generate a channel 1 capture or compare event

1: Generate a channel 1 capture or compare event

This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared. The prescaler counter is cleared at the same time.

0: No generate an update event

1: Generate an update event


## Channel control register 0 (TIMERx\_CHCTL0)

Address offset: 0x18

**UPG** 

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



#### Output compare mode:

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14:12	CH1COMCTL[2:0]	Channel 1 compare output control Refer to CH0COMCTL description
11	CH1COMSEN	Channel 1 output compare shadow enable Refer to CH0COMSEN description
10	CH1COMFEN	Channel 1 output compare fast enable Refer to CH0COMFEN description
9:8	CH1MS[1:0]	Channel 1 mode selection  This bit-field specifies the direction of the channel and the input signal selection.  This bit-field is writable only when the channel is not active. (CH1EN bit in TIMERx_CHCTL2 register is reset).  00: Channel 1 is programmed as input mode. IS1 is connected to CI1EE1.
		01: Channel 1 is programmed as input mode, IS1 is connected to CI1FE1



10: Channel 1 is programmed as input mode, IS1 is connected to CI0FE1

11: Channel 1 is programmed as input mode, IS1 is connected to ITS.

**Note:** When CH1MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx\_SMCFG register.

#### 7 Reserved

Must be kept at reset value.

#### 6:4 CH0COMCTL[2:0]

Channel 0 compare output control

This bit-field specifies the compare output mode of the the output prepare signal O0CPRE. In addition, the high level of O0CPRE is the active level, and CH0\_O and CH0\_ON channels polarity depends on CH0P and CH0NP bits.

000: Timing mode. The O0CPRE signal keeps stable, independent of the comparison between the register TIMERx\_CH0CV and the counter TIMERx\_CNT.

001: Set the channel output. O0CPRE signal is forced high when the counter is equals to the output compare register TIMERx\_CH0CV.

010: Clear the channel output. O0CPRE signal is forced low when the counter is equals to the output compare register TIMERx\_CH0CV.

011: Toggle on match. O0CPRE toggles when the counter is equals to the output compare register TIMERx\_CH0CV.

100: Force low. O0CPRE is forced to low level.

101: Force high. O0CPRE is forced to high level.

110: PWM mode0. When counting up, O0CPRE is high when the counter is smaller than TIMERx\_CH0CV, and low otherwise. When counting down, O0CPRE is low when the counter is larger than TIMERx\_CH0CV, and high otherwise.

111: PWM mode1. When counting up, O0CPRE is low when the counter is smaller than TIMERx\_CH0CV, and high otherwise. When counting down, O0CPRE is high when the counter is larger than TIMERx\_CH0CV, and low otherwise.

If configured in PWM mode, the O0CPRE level changes only when the output compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison result changes.

#### 3 CH0COMSEN

Channel 0 compare output shadow enable

When this bit is set, the shadow register of TIMERx\_CH0CV register, which updates at each update event, will be enabled.

0: Channel 0 output compare shadow disable

1: Channel 0 output compare shadow enable

The PWM mode can be used without verifying the shadow register only in single pulse mode (when SPM=1)

#### 2 CH0COMFEN

Channel 0 output compare fast enable

When this bit is set, the effect of an event on the trigger in input on the capture/compare output will be accelerated if the channel is configured in PWM0 or PWM1 mode. The output channel will treat an active edge on the trigger input as a compare match, and CH0\_O is set to the compare level independently from the result of the comparison.

0: Channel 0 output quickly compare disable.



1: Channel 0 output quickly compare enable.

1:0 CH0MS[1:0]

Channel 0 I/O mode selection

This bit-field specifies the work mode of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH0EN bit in TIMERx\_CHCTL2 register is reset).).

00: Channel 0 is programmed as output mode

01: Channel 0 is programmed as input mode, IS0 is connected to CI0FE0

10: Channel 0 is programmed as input mode, IS0 is connected to CI1FE0

11: Channel 0 is programmed as input mode, IS0 is connected to ITS

**Note:** When CH0MS[1:0]=11, it is necessary to select an internal trigger input through TRGS bits in TIMERx\_SMCFG register.

#### Input capture mode:

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:12	CH1CAPFLT[3:0]	Channel 1 input capture filter control
		Refer to CH0CAPFLT description
11:10	CH1CAPPSC[1:0]	Channel 1 input capture prescaler
		Refer to CH0CAPPSC description
9:8	CH1MS[1:0]	Channel 1 mode selection
		Same as Output compare mode
7:4	CH0CAPFLT[3:0]	Channel 0 input capture filter control
		The CI0 input signal can be filtered by digital filter and this bit-field configure the
		filtering capability.
		Basic principle of digital filter: continuously sample the CI0 input signal according to
		fsame and record the number of times of the same level of the signal. After reaching
		the filtering capacity configured by this bit, it is considered to be an effective level.
		The filtering capability configuration is as follows:

CH0CAPFLT [3:0]	Times	<b>f</b> SAMP
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	f <sub>CK_TIMER</sub>
4'b0011	8	
4'b0100	6	fors/2
4'b0101	8	IDTS/Z
4'b0110	6	fpts/4
4'b0111	8	IDTS/4
4'b1000	6	<i>t</i> /0
4'b1001	8	f <sub>DTS</sub> /8
4'b1010	5	f <sub>DTS</sub> /16



# GD32A490 User Manual

-			-	<b>02</b> , 1.00 000.	
		4'b1011	6		
		4'b1100	8		
		4'b1101	5		
		4'b1110	6	f <sub>DTS</sub> /32	
		4'b1111	8		
3:2	CH0CAPPSC[1:0]	Channel 0 input capture pre	scaler		
		This bit-field specifies the fa	actor of the preso	caler on channel 0 input	t. The prescaler
		is reset when CH0EN bit in	TIMERx_CHCTI	_2 register is clear.	
		00: Prescaler disable, input	capture occurs	on every channel input	edge
		01: The input capture occur	s on every 2 cha	nnel input edges	
		10: The input capture occur	s on every 4 cha	nnel input edges	
		11: The input capture occur	s on every 8 cha	nnel input edges	
1:0	CH0MS[1:0]	Channel 0 mode selection			
	G. 10.110[110]	Same as Output compare n	node		
		came as catput compare n			

## Channel control register 2 (TIMERx\_CHCTL2)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved				CH1NP	Reserved	CH1P	CH1EN	CH0NP	Reserved	CH0P	CH0EN

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	CH1NP	Channel 1 complementary output polarity
		Refer to CH0NP description
6	Reserved	Must be kept at reset value.
5	CH1P	Channel 1 capture/compare function polarity
		Refer to CH0P description
4	CH1EN	Channel 1 capture/compare function enable
		Refer to CH1EN description
3	CH0NP	Channel 0 complementary output polarity
		When channel 0 is configured in output mode, this bit should be keep reset value.
		When channel 0 is configured in input mode, together with CH0P, this bit is used to
		define the polarity of CI0.



Bits

31:16

**Fields** 

Reserved

This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 11 or 10. 2 Reserved Must be kept at reset value. CH<sub>0</sub>P Channel 0 capture/compare function polarity When channel 0 is configured in output mode, this bit specifies the output signal polarity. 0: Channel 0 high level is active level 1: Channel 0 low level is active level When channel 0 is configured in input mode, this bit specifies the CI0 signal polarity. [CH0NP, CH0P] will select the active trigger or capture polarity for Cl0FE0 or CI1FE0. [CH0NP==0, CH0P==0]: ClxFE0's rising edge is the active signal for capture or trigger operation in slave mode. And CIxFE0 will not be inverted. [CH0NP==0, CH0P==1]: ClxFE0's falling edge is the active signal for capture or trigger operation in slave mode. And ClxFE0 will be inverted. [CH0NP==1, CH0P==0]: Reserved. [CH0NP==1, CH0P==1]: ClxFE0's falling and rising edge are both the active signal for capture or trigger operation in slave mode. And CIxFE0 will be not inverted. This bit cannot be modified when PROT [1:0] bit-filed in TIMERx\_CCHP register is 11 or 10. CH0EN 0 Channel 0 capture/compare function enable When channel 0 is configured in output mode, setting this bit enables CH0\_O signal in active state. When channel 0 is configured in input mode, setting this bit enables the capture event in channel0. 0: Channel 0 disabled 1: Channel 0 enabled Counter register (TIMERx\_CNT) Address offset: 0x24 Reset value: 0x0000 0000 This register has to be accessed by word (32-bit). 31 30 25 21 20 19 17 16 Reserved 15 14 13 12 11 10 9 8 0 CNT[15:0]

Descriptions
Must be kept at reset value.

rw



15:0 CNT[15:0]

This bit-filed indicates the current counter value. Writing to this bit-filed can change the value of the counter.

## Prescaler register (TIMERx\_PSC)

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PSC[15:0]	Prescaler value of the counter clock
		The TIMER_CK clock is divided by (PSC+1) to generate the counter clock. The
		value of this bit-filed will be loaded to the corresponding shadow register at every
		update event.

## Counter auto reload register (TIMERx\_CAR)

Address offset: 0x2C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	4	0
15	14	13	12	- 11	10	9			0	- J	4	<u>ه</u>			
							CARL	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CARL[15:0]	Counter auto reload value
		This hit-filed specifies the auto reload value of the counter

## Channel 0 capture/compare value register (TIMERx\_CH0CV)

Address offset: 0x34



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CH0VA	L[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH0VAL[15:0]	Capture or compare value of channel0
		When channel 0 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 0 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Channel 1 capture/compare value register (TIMERx\_CH1CV)

Address offset: 0x38

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH1VAL[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH1VAL[15:0]	Capture or compare value of channel1
		When channel 1 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 1 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Configuration register (TIMERx\_CFG)

Address offset: 0xFC



# GD32A490 User Manual

Reset value: 0x0000 0000

16
0
EL Reserved
_ E

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	CHVSEL	Write CHxVAL register selection
		This bit-field set and reset by software.
		1: If write the CHxVAL register, the write value is same as the CHxVAL value, the
		write access ignored
		0: No effect
0	Reserved	Must be kept at reset value.



## 18.4. General level2 timer (TIMERx, x=9, 10, 12, 13)

#### 18.4.1. Overview

The general level2 timer module (Timer9, 10, 12, 13) is a one-channel timer that supports input capture, output compare. They can generate PWM signals to control motor or be used for power management applications. The general level2 time reference is a 16-bit counter that can be used as an unsigned counter.

In addition, the general level2 timers can be programmed and be used to count or time external events that drive other Timers.

#### 18.4.2. Characteristics

- Total channel num: 1.
- Counter width: 16bit.
- Source of count clock is internal clock only.
- Counter mode: count up only.
- Programmable prescaler: 16 bit. Factor can be changed on the go.
- Each channel is user-configurable:
   Input capture mode, output compare mode, programmable and PWM mode.
- Auto-reload function.
- Interrupt output on: update, trigger event, and compare/capture event.

#### 18.4.3. Function overview

#### **Block diagram**

<u>Figure 18-56. General level2 timer block diagram</u> provides details on the internal configuration of the general level2 timer.






Figure 18-56. General level2 timer block diagram

#### **Clock source configuration**

The general level2 TIMER can only being clocked by the CK\_TIMER.

■ Internal timer clock CK\_TIMER which is from module RCU

The general level2 TIMER has only one clock source which is the internal CK\_TIMER, used to drive the counter prescaler. When the CEN is set, the CK\_TIMER will be divided by PSC value to generate PSC\_CLK.

The TIMER\_CK, driven counter's prescaler to count, is equal to CK\_TIMER which is from RCU




Figure 18-57. Timing chart of internal clock divided by 1



#### **Clock prescaler**

The counter clock (PSC\_CK) is obtained by the TIMER\_CK through the prescaler, and the prescale factor can be configured from 1 to 65536 through the prescaler register (TIMERx\_PSC). The new written prescaler value will not take effect until the next update event.




Figure 18-58. Timing chart of PSC value change from 0 to 2

#### Counter up counting

In this mode, the counter counts up continuously from 0 to the counter-reload value, which is defined in the TIMERx\_CAR register, in a count-up direction. Once the counter reaches the counter reload value, the counter will start counting up from 0 again. The update event is generated at each counter overflow.

When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to 0 and generates an update event.

If the UPDIS bit in TIMERx\_CTL0 register is set, the update event is disabled.

When an update event occurs, all the shadow registers (counter auto reload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock prescaler factor when TIMERx\_CAR=0x99.



Figure 18-59. Timing chart of up counting mode, PSC=0/2





Figure 18-60. Timing chart of up counting mode, change TIMERx\_CAR ongoing






#### Input capture and output compare channels

The general level2 timer has one independent channel which can be used as capture inputs or compare match outputs. Each channel is built around a channel capture compare register including an input stage, channel controller and an output stage.

#### Channel input capture function

Channel input capture function allows the channel to perform measurements such as pulse timing, frequency, period, duty cycle and so on. The input stage consists of a digital filter, a channel polarity selection, edge detection and a channel prescaler. When a selected edge occurs on the channel input, the current value of the counter is captured into the TIMERx\_CHxCV register, at the same time the CHxIF bit is set and the channel interrupt is generated if enabled by CHxIE = 1.

Figure 18-61. Channel input capture principle



First, the channel input signal (CIx) is synchronized to TIMER\_CK domain, and then sampled by a digital filter to generate a filtered input signal. Then through the edge detector, the rising and falling edge are detected. You can select one of them by CHxP. The IC\_prescaler make several the input event generate one effective capture event. On the capture event, CHxVAL will restore the value of Counter.

So the process can be divided to several steps as below:

**Step1:** Filter configuration. (CHxCAPFLT in TIMERx\_CHCTL0)

Based on the input signal and requested signal quality, configure compatible CHxCAPFLT.

**Step2:** Edge selection. (CHxP/CHxNP in TIMERx\_CHCTL2)



Rising or falling edge, choose one by CHxP/CHxNP.

**Step3**: Capture source selection. (CHxMS in TIMERx\_CHCTL0)

As soon as you select one input capture source by CHxMS, you have set the channel to input mode ( CHxMS!=0x0) and TIMERx\_CHxCV cannot be written any more.

**Step4:** Interrupt enable. (CHxIE in TIMERx\_DMAINTEN)

Enable the related interrupt enable; you can got the interrupt.

**Step5:** Capture enables. (CHxEN in TIMERx\_CHCTL2)

**Result:** When you wanted input signal is got, TIMERx\_CHxCV will be set by Counter's value. And CHxIF is asserted. If the CHxIF is high, the CHxOF will be asserted also. The interrupt will be asserted based on the your configuration of CHxIE in TIMERx\_DMAINTEN.

**Direct generation:** If you want to generate a DMA request or Interrupt, you can set CHxG by software directly.

#### ■ Channel output compare function

In channel output compare function, the TIMERx can generate timed pulses with programmable position, polarity, duration, and frequency. When the counter matches the value in the CHxVAL register of an output compare channel, the channel (n) output can be set, cleared, or toggled based on CHxCOMCTL. when the counter reaches the value in the CHxVAL register, the CHxIF bit is set and the channel (n) interrupt is generated if CHxIE = 1.

So the process can be divided to several steps as below:

Step1: Clock configuration. Such as clock source, clock prescaler and so on.

**Step2:** Compare mode configuration.

- Set the shadow enable mode by CHxCOMSEN.
- Set the output mode (Set/Clear/Toggle) by CHxCOMCTL.
- Select the active high polarity by CHxP/CHxNP.
- Enable the output by CHxEN.

Step3: Interrupt/DMA-request enables configuration by CHxIE

**Step4:** Compare output timing configuration by TIMERx\_CAR and TIMERx\_CHxCV.


About the CHxVAL, you can change it on the go to meet the waveform you expected.

**Step5:** Start the counter by CEN.

The timechart below show the three compare modes toggle/set/clear. CAR=0x63, CHxVAL=0x3



Figure 18-62. Output-compare under three modes



#### Channel output prepare signal

When the TIMERx is used in the compare match output mode, the OxCPRE signal (Channel x Output prepare signal) is defined by setting the CHxCOMCTL filed. The OxCPRE signal has several types of output function. These include, keeping the original level by setting the CHxCOMCTL field to 0x00, set to 1 by setting the CHxCOMCTL field to 0x01, set to 0 by setting the CHxCOMCTL field to 0x02 or signal toggle by setting the CHxCOMCTL field to 0x03 when the counter value matches the content of the TIMERx\_CHxCV register.

The PWM mode 0 and PWM mode 1 outputs are also another kind of OxCPRE output which is setup by setting the CHxCOMCTL field to 0x06/0x07. In these modes, the OxCPRE signal level is changed according to the counting direction and the relationship between the counter value and the TIMERx\_CHxCV content. With regard to a more detail description refer to the relative bit definition.

Another special function of the OxCPRE signal is a forced output which can be achieved by setting the CHxCOMCTL field to 0x04/0x05. Here the output can be forced to an inactive/active level irrespective of the comparison condition between the counter and the TIMERx\_CHxCV values.

The OxCPRE signal can be forced to 0 when the ETIFE signal is derived from the external ETI pin and when it is set to a high level by setting the CHxCOMCEN bit to 1 in the TIMERx\_CHCTL0 register. The OxCPRE signal will not return to its active level until the next update event occurs.



### **Timers interconnection**

Refer to Advanced timer (TIMERx, x=0, 7).

## Timer debug mode

When the Cortex®-M4 halted, and the TIMERx\_HOLD configuration bit in DBG\_CTL2 register set to 1, the TIMERx counter stops.



## 18.4.4. TIMERx registers(x=9, 10, 12, 13)

TIMER9 base address: 0x4001 4400

TIMER10 base address: 0x4001 4800

TIMER12 base address: 0x4000 1C00

TIMER13 base address: 0x4000 2000

## Control register 0 (TIMERx\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

				0				,	`	,						
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Res	erved							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						CKDI	V[1:0]	ARSE		Rese	erved		UPS	UPDIS	CEN
-							-	\M/	rw					rw	rw/	rw

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9:8	CKDIV[1:0]	Clock division
		The CKDIV bits can be configured by software to specify division factor between
		the CK_TIMER and the dead-time and digital filter sample clock (DTS).
		00: fdts=fck_timer
		01: fdts= fck_timer /2
		10: f <sub>DTS</sub> = f <sub>CK_TIMER</sub> /4
		11: Reserved
7	ARSE	Auto-reload shadow enable
		0: The shadow register for TIMERx_CAR register is disabled
		1: The shadow register for TIMERx_CAR register is enabled
6:3	Reserved	Must be kept at reset value.
2	UPS	Update source
		This bit is used to select the update event sources by software.
		0: These events generate update interrupts or DMA requests:
		The UPG bit is set
		The counter generates an overflow or underflow event
		The restart mode generates an update event.
		1: This event generates update interrupts or DMA requests:
		The counter generates an overflow or underflow event



1 UPDIS

Update disable.

This bit is used to enable or disable the update event generation.

0: Update event enable. When an update event occurs, the corresponding shadow registers are loaded with their preloaded values. These events generate update event:

The UPG bit is set

The counter generates an overflow or underflow event

The restart mode generates an update event.

1: Update event disable.

**Note:** When this bit is set to 1, setting UPG bit or the restart mode does not generate an update event, but the counter and prescaler are initialized.

0 CEN

Counter enable
0: Counter disable

1: Counter enable

The CEN bit must be set by software when timer works in external clock, pause mode and decoder mode.

### Control register 1 (TIMERx\_CTL1)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved						MMC[2:0]			Rese	erved	

rw

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6:4	MMC[2:0]	Master mode control
		These bits control the selection of TRGO signal, which is sent in master mode to
		slave timers for synchronization function.
		000: When a counter reset event occurs, a TRGO trigger signal is output. The
		counter resert source:
		Master timer generate a reset
		the UPG bit in the TIMERx_SWEVG register is set
		001: Enable. When a conter start event occurs, a TRGO trigger signal is output. The
		counter start source :
		CEN control bit is set
		The trigger input in pause mode is high



010: When an update event occurs, a TRGO trigger signal is output. The update

source depends on UPDIS bit and UPS bit.

011: When a capture or compare pulse event occurs in channel0, a TRGO trigger

signal is output.

100: When a compare event occurs, a TRGO trigger signal is output. The compare

source is from O0CPRE.

101: Reserved 110: Reserved 111: Reserved

3:0 Reserved Must be kept at reset value.

### Interrupt enable register (TIMERx\_DMAINTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved														UPIE
	Nesei Véü													CH0IE	OFIL

**Bits Fields Descriptions** 31:2 Reserved Must be kept at reset value. 1 **CH0IE** Channel 0 capture/compare interrupt enable 0: disabled 1: enabled **UPIE** 0 Update interrupt enable 0: disabled 1: enabled

### Interrupt flag register (TIMERx\_INTF)

Address offset: 0x10 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



## GD32A490 User Manual

Reserved	CH0OF	Reserved.	CH0IF	UPIF
	ro w0		ro 14/0	ro 14/0

**Bits Fields Descriptions** 31:10 Reserved Must be kept at reset value. 9 CH0OF Channel 0 over capture flag When channel 0 is configured in input mode, this flag is set by hardware when a capture event occurs while CH0IF flag has already been set. This flag is cleared by software. 0: No over capture interrupt occurred 1: Over capture interrupt occurred 8:2 Reserved Must be kept at reset value. **CH0IF** 1 Channel 0 's capture/compare interrupt flag This flag is set by hardware and cleared by software. When channel 0 is in input mode, this flag is set when a capture event occurs. When channel 0 is in output mode, this flag is set when a compare event occurs. 0: No Channel 1 interrupt occurred 1: Channel 1 interrupt occurred 0 **UPIF** Update interrupt flag This bit is set by hardware on an update event and cleared by software. 0: No update interrupt occurred 1: Update interrupt occurred

#### Software event generation register (TIMERx\_SWEVG)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved													CH0G	UPG

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	CH0G	Channel 0's capture or compare event generation
		This bit is set by software in order to generate a capture or compare event in channel
		0, it is automatically cleared by hardware. When this bit is set, the CH1IF flag is set,
		the corresponding interrupt or DMA request is sent if enabled. In addition, if channel



0

1 is configured in input mode, the current value of the counter is captured in TIMERx\_CH0CV register, and the CH0OF flag is set if the CH0IF flag was already high.

0: No generate a channel 1 capture or compare event

1: Generate a channel 1 capture or compare event

This bit can be set by software, and cleared by hardware automatically. When this bit is set, the counter is cleared. The prescaler counter is cleared at the same time.

0: No generate an update event

1: Generate an update event


### Channel control register 0 (TIMERx\_CHCTL0)

Address offset: 0x18

**UPG** 

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).



#### Output compare mode:

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6:4	CH0COMCTL[2:0]	Channel 0 compare output control
		This bit-field specifies the compare output mode of the the output prepare signal
		O0CPRE. In addition, the high level of O0CPRE is the active level, and CH0_O and
		CH0_ON channels polarity depends on CH0P and CH0NP bits.
		000: Timing mode. The O0CPRE signal keeps stable, independent of the
		comparison between the register TIMERx_CH0CV and the counter TIMERx_CNT.
		001: Set the channel output. O0CPRE signal is forced high when the counter is
		equals to the output compare register TIMERx_CH0CV.
		010: Clear the channel output. O0CPRE signal is forced low when the counter is
		equals to the output compare register TIMERx_CH0CV.
		011: Toggle on match. O0CPRE toggles when the counter is equals to the output
		compare register TIMERx_CH0CV.
		100: Force low. O0CPRE is forced to low level.
		101: Force high. O0CPRE is forced to high level.
		110: PWM mode0. When counting up, O0CPRE is high when the counter is smaller
		than TIMERx_CH0CV, and low otherwise. When counting down, O0CPRE is low



algabevice		ODSZA+30 OSCI Waridai
		when the counter is larger than TIMERx_CH0CV, and high otherwise.  111: PWM mode1. When counting up, O0CPRE is low when the counter is smaller than TIMERx_CH0CV, and high otherwise. When counting down, O0CPRE is high when the counter is larger than TIMERx_CH0CV, and low otherwise.  If configured in PWM mode, the O0CPRE level changes only when the output compare mode is adjusted from "Timing" mode to "PWM" mode or the comparison result changes.
3	CH0COMSEN	Channel 0 compare output shadow enable  When this bit is set, the shadow register of TIMERx_CH0CV register, which updates at each update event, will be enabled.  0: Channel 0 output compare shadow disable 1: Channel 0 output compare shadow enable The PWM mode can be used without verifying the shadow register only in single pulse mode (when SPM=1)
2	CH0COMFEN	Channel 0 output compare fast enable  When this bit is set, the effect of an event on the trigger in input on the capture/compare output will be accelerated if the channel is configured in PWM0 or PWM1 mode. The output channel will treat an active edge on the trigger input as a compare match, and CH0_O is set to the compare level independently from the result of the comparison.  0: Channel 0 output quickly compare disable.  1: Channel 0 output quickly compare enable.
1:0	CH0MS[1:0]	Channel 0 I/O mode selection This bit-field specifies the work mode of the channel and the input signal selection. This bit-field is writable only when the channel is not active. (CH0EN bit in TIMERx_CHCTL2 register is reset).).  00: Channel 0 is configured as output 01: Channel 0 is configured as input, IS0 is connected to CI0FE0 1x: Reserved

## Input capture mode:

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:4	CH0CAPFLT[3:0]	Channel 0 input capture filter control
		The CI0 input signal can be filtered by digital filter and this bit-field configure the
		filtering capability.
		Basic principle of digital filter: continuously sample the CI0 input signal according to
		f <sub>SAMP</sub> and record the number of times of the same level of the signal. After reaching
		the filtering capacity configured by this bit, it is considered to be an effective level.
		The filtering capability configuration is as follows:

## GD32A490 User Manual

CH0CAPFLT [3:0]	Times	fsamp
4'b0000	Filte	er disabled.
4'b0001	2	
4'b0010	4	fck_timer
4'b0011	8	
4'b0100	6	f/2
4'b0101	8	f <sub>DTS</sub> /2
4'b0110	6	£ /4
4'b0111	8	f <sub>DTS</sub> /4
4'b1000	6	fртs/8
4'b1001	8	IDTS/6
4'b1010	5	
4'b1011	6	f <sub>DTS</sub> /16
4'b1100	8	
4'b1101	5	
4'b1110	6	f <sub>DTS</sub> /32
4'b1111	8	

3:2 CH0CAPPSC[1:0]

Channel 0 input capture prescaler

This bit-field specifies the factor of the prescaler on channel 0 input. The prescaler is reset when CH0EN bit in TIMERx\_CHCTL2 register is clear.

00: Prescaler disable, input capture occurs on every channel input edge

01: The input capture occurs on every 2 channel input edges10: The input capture occurs on every 4 channel input edges

11: The input capture occurs on every 8 channel input edges

1:0 CH0MS[1:0]

Channel 0 mode selection

Same as output compare mode

### Channel control register 2 (TIMERx\_CHCTL2)

Address offset: 0x20

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved											CH0NP	Reserved	CH0P	CH0EN
												r.v.		rw.	r)A/

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	CH0NP	Channel 0 complementary output polarity



When channel 0 is configured in output mode, this bit specifies the complementary output signal polarity.

- 0: Channel 0 complementary output high level is active level
- 1: Channel 0 complementary output low level is active level

When channel 0 is configured in input mode, together with CH0P, this bit is used to define the polarity of Cl0.

2 Reserved

Must be kept at reset value.

1 CH0P

Channel 0 capture/compare polarity

When channel 0 is configured in output mode, this bit specifies the output signal polarity.

- 0: Channel 0 high level is active level
- 1: Channel 0 low level is active level

When channel 0 is configured in input mode, this bit specifies the CI0 signal polarity. [CH0NP, CH0P] will select the active trigger or capture polarity for CI0FE0 or CI1FE0.

[CH0NP==0, CH0P==0]: ClxFE0's rising edge is the active signal for capture or trigger operation in slave mode. And ClxFE0 will not be inverted.

[CH0NP==0, CH0P==1]: CIxFE0's falling edge is the active signal for capture or trigger operation in slave mode. And CIxFE0 will be inverted.

[CH0NP==1, CH0P==0]: Reserved.

[CH0NP==1, CH0P==1]: ClxFE0's falling and rising edge are both the active signal for capture or trigger operation in slave mode. And ClxFE0 will be not inverted.

0 CH0EN

Channel 0 capture/compare function enable

When channel 0 is configured in input mode, setting this bit enables CH0\_O signal in active state. When channel 0 is configured in output mode, setting this bit enables the capture event in channel 0.

0: Channel 0 disabled1: Channel 0 enabled

#### Counter register (TIMERx\_CNT)

Address offset: 0x24 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CNT	[15:0]							

rw

Bits Fields Descriptions



31:16	Reserved	Must be kept at reset value.
15:0	CNT[15:0]	This bit-filed indicates the current counter value. Writing to this bit-filed can change
		the value of the counter.

## Prescaler register (TIMERx\_PSC)

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PSC[15:0]	Prescaler value of the counter clock
		The TIMER_CK clock is divided by (PSC+1) to generate the counter clock. The
		value of this bit-filed will be loaded to the corresponding shadow register at every
		update event.

## Counter auto reload register (TIMERx\_CAR)

Address offset: 0x2C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

Reserved	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
								rved	Rese							
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CARL[15:0]								[15:0]	CARL							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CARL[15:0]	Counter auto reload value
		This bit-filed specifies the auto reload value of the counter.



## Channel 0 capture/compare value register (TIMERx\_CH0CV)

Address offset: 0x34

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CH0VAL[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CH0VAL[15:0]	Capture or compare value of channel0
		When channel 0 is configured in input mode, this bit-filed indicates the counter value
		corresponding to the last capture event. And this bit-filed is read-only.
		When channel 0 is configured in output mode, this bit-filed contains value to be
		compared to the counter. When the corresponding shadow register is enabled, the
		shadow register updates every update event.

## Input remap register (TIMERx\_IRMP) (x=10)

Address offset: 0x50

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

Reserved										ITI1_	RMP				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Res	erved							
31	30	29	20	21	20	23	24	23	22	21	20	19	10	17	10

rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1:0	ITI1_RMP	Internal trigger input1 remap
		00: Based on GPIO setting
		01: Based on GPIO setting
		10: HXTAL_DIV(Clock used for RTC which is HXTAL clock divided by RTCDIV bits
		in RCU_CFG0 register)
		11: Based on GPIO setting



# Configuration register (TIMERx\_CFG )

Address offset: 0xFC

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Rese	erved							CHVSEL	Reserved

rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	CHVSEL	Write CHxVAL register selection
		This bit-field set and reset by software.
		1: If write the CHxVAL register, the write value is same as the CHxVAL value, the
		write access ignored
		0: No effect
0	Reserved	Must be kept at reset value.



# **18.5.** Basic timer (TIMERx, x=5, 6)

#### 18.5.1. Overview

The basic timer module (Timer5, 6) reference is a 16-bit counter that can be used as an unsigned counter. The basic timer can be configured to generate DMA request and TRGO to DAC.

#### 18.5.2. Characteristics


- Counter width: 16bit.
- Source of count clock is internal clock only.
- Multiple counter modes: count up.
- Programmable prescaler: 16 bit. Factor can be changed on the go.
- Auto-reload function.
- Interrupt output or DMA request on update event.

#### 18.5.3. Function overview

## **Block diagram**

<u>Figure 18-63. Basic timer block diagram</u> provides details on the internal configuration of the basic timer.

Figure 18-63. Basic timer block diagram



#### Clock source configuration


The basic TIMER can only being clocked by the internal timer clock CK\_TIMER, which is from the source named CK\_TIMER in RCU

The TIMER\_CK, driven counter's prescaler to count, is equal to CK\_TIMER used to drive the



counter prescaler. When the CEN is set, the CK\_TIMER will be divided by PSC value to generate PSC\_CLK.

Figure 18-64. Timing chart of internal clock divided by 1



## **Clock prescaler**

The counter clock (PSC\_CK) is obtained by the TIMER\_CK through the prescaler, and the prescale factor can be configured from 1 to 65536 through the prescaler register (TIMERx\_PSC). The new written prescaler value will not take effect until the next update event.






Figure 18-65. Timing chart of PSC value change from 0 to 2

#### Counter up counting

In this mode, the counter counts up continuously from 0 to the counter-reload value, which is defined in the TIMERx\_CAR register, in a count-up direction. Once the counter reaches the counter reload value, the counter will start counting up from 0 again. The update event is generated at each counter overflow.

When the update event is set by the UPG bit in the TIMERx\_SWEVG register, the counter value will be initialized to 0 and generates an update event.

If set the UPDIS bit in TIMERx\_CTL0 register, the update event is disabled.

When an update event occurs, all the shadow registers (counter auto reload register, prescaler register) are updated.

The following figures show some examples of the counter behavior for different clock prescaler factor when TIMERx\_CAR=0x99.



Figure 18-66. Timing chart of up counting mode, PSC=0/2





Figure 18-67. Up-counter timechart, change TIMERx\_CAR on the go





### Single pulse mode

Single pulse mode is opposite to the repetitive mode, which can be enabled by setting SPM in TIMERx\_CTL0. When you set SPM, the counter will be clear and stop when the next update event.

Once the timer is set to operate in the single pulse mode, it is necessary to set the timer enable bit CEN in the TIMERx\_CTL0 register to 1 to enable the counter, then the CEN bit keeps at a high state until the update event occurs or the CEN bit is written to 0 by software. If the CEN bit is cleared to 0 using software, the counter will be stopped and its value held.

## Timer debug mode

When the Cortex®-M4 halted, and the TIMERx\_HOLD configuration bit in DBG\_CTL2 register set to 1, the TIMERx counter stops.



# **18.5.4.** TIMERx registers(x=5, 6)

TIMER5 base address: 0x4000 1000

TIMER6 base address: 0x4000 1400

# Control register 0 (TIMERx\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved				ARSE		Reserved		SPM	UPS	UPDIS	CEN
								rw				rw	rw	rw	rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	ARSE	Auto-reload shadow enable
		0: The shadow register for TIMERx_CAR register is disabled
		1: The shadow register for TIMERx_CAR register is enabled
6:4	Reserved	Must be kept at reset value.
3	SPM	Single pulse mode.
		0: Single pulse mode disable. The counter continues after update event.
		1: Single pulse mode enable. The counter counts until the next update event occurs.
2	UPS	Update source
		This bit is used to select the update event sources by software.
		0: These events generate update interrupts or DMA requests:
		The UPG bit is set
		The counter generates an overflow or underflow event
		The restart mode generates an update event.
		1: This event generates update interrupts or DMA requests:
		The counter generates an overflow or underflow event
1	UPDIS	Update disable.
		This bit is used to enable or disable the update event generation.
		0: Update event enable. When an update event occurs, the corresponding shadow
		registers are loaded with their preloaded values. These events generate update
		event:
		The UPG bit is set



The restart mode generates an update event.

1: Update event disable.

**Note:** When this bit is set to 1, setting UPG bit or the restart mode does not generate an update event, but the counter and prescaler are initialized.

CEN Counter enable

0: Counter disable1: Counter enable

The CEN bit must be set by software when timer works in external clock, pause

mode and decoder mode.

## Control register 1 (TIMERx\_CTL1)

Address offset: 0x04

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

			•				,	`	,						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									MMC[2:0]			Rese	erved	

rw

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6:4	MMC[2:0]	Master mode control
		These bits control the selection of TRGO signal, which is sent in master mode to
		slave timers for synchronization function.
		000: When a counter reset event occurs, a TRGO trigger signal is output. The
		counter resert source:
		Master timer generate a reset
		the UPG bit in the TIMERx_SWEVG register is set
		001: Enable. When a conter start event occurs, a TRGO trigger signal is output. The
		counter start source :
		CEN control bit is set
		The trigger input in pause mode is high
		010: When an update event occurs, a TRGO trigger signal is output. The update
		source depends on UPDIS bit and UPS bit.
3:0	Reserved	Must be kept at reset value.

## Interrupt enable register (TIMERx\_DMAINTEN)

Address offset: 0x0C

# GD32A490 User Manual

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved							UPDEN				Reserved				UPIE

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8	UPDEN	Update DMA request enable
		0: disabled
		1: enabled
7:1	Reserved	Must be kept at reset value.
0	UPIE	Update interrupt enable
		0: disabled
		1: enabled

# Interrupt flag register (TIMERx\_INTF)

Address offset: 0x10

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								UPIF

rc w0

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	UPIF	Update interrupt flag
		This bit is set by hardware on an update event and cleared by software.
		0: No update interrupt occurred
		1: Update interrupt occurred

## Software event generation register (TIMERx\_SWEVG)

Address offset: 0x14



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Reserved								UPG

W

Bits	Fields	Descriptions
31:1	Reserved	Must be kept at reset value.
0	UPG	This bit can be set by software, and cleared by hardware automatically. When this
		bit is set, the counter is cleared. The prescaler counter is cleared at the same time.
		0: No generate an update event
		1: Generate an update event

# Counter register (TIMERx\_CNT)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CNT[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CNT[15:0]	This bit-filed indicates the current counter value. Writing to this bit-filed can change
		the value of the counter.

# Prescaler register (TIMERx\_PSC)

Address offset: 0x28 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							



# GD32A490 User Manual

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PSC[	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PSC[15:0]	Prescaler value of the counter clock  The TIMER_CK clock is divided by (PSC+1) to generate the counter clock. The value of this bit-filed will be loaded to the corresponding shadow register at every update event.

# Counter auto reload register (TIMERx\_CAR)

Address offset: 0x2C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							CARL	[15:0]							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CARL[15:0]	Counter auto reload value
		This bit-filed specifies the auto reload value of the counter.



# 19. Universal synchronous/asynchronous receiver /transmitter (USART)

#### 19.1. Overview

The Universal Synchronous/Asynchronous Receiver/Transmitter (USART) provides a flexible serial data exchange interface. Data frames can be transferred in full duplex or half duplex mode, synchronously or asynchronously through this interface. A programmable baud rate generator divides the UCLK (PCLK1 or PCLK2) to produce a dedicated baud rate lock for the USART transmitter and receiver.

Besides the standard asynchronous receiver and transmitter mode, the USART implements several other types of serial data exchange modes, such as IrDA (infrared data association) SIR mode, smartcard mode, LIN (local interconnection network) mode and half-duplex synchronous mode. It also supports multiprocessor communication mode, and hardware flow control protocol (CTS/RTS). The data frame can be transferred from LSB or MSB bit. The polarity of the data bits and the TX/RX pins can be configured independently and flexibly.

ALL USARTs support DMA function for high-speed data communication.

## 19.2. Characteristics

- NRZ standard format
- Asynchronous, full duplex communication
- Half duplex single wire communications
- Programmable baud-rate generator
  - Divided from the peripheral clocks, PCLK2 for USART0/5, PCLK1 for USART1/2 and UART3/4/6/7.
  - Oversampling by 8 or 16
  - Maximum speed up to 15 MBits/s (PCLK2 120M and oversampling by 8)
- Fully programmable serial interface characteristics:
  - Even, odd or no-parity bit generation/detection
  - A data word length can be 8 or 9 bits
  - 0.5, 1, 1.5 or 2 stop bit generation
- Transmitter and receiver can be enabled separately
- Hardware flow control protocol (CTS/RTS)
- DMA request for data buffer access
- LIN break generation and detection
- IrDA support
- Synchronous mode and transmitter clock output for synchronous transmission
- ISO 7816-3 compliant smartcard interface



- Character mode (T=0)
- Block mode (T=1)
- Direct and inverse convention
- Multiprocessor communication
  - Enter into mute mode if address match does not occur
  - Wake up from mute mode by idle frame or address match detection
- Various status flags:
  - Flags for transfer detection: receive buffer not empty (RBNE), transmit buffer empty (TBE), transfer complete (TC), and busy (BSY).
  - Flags for error detection: overrun error (ORERR), noise error (NERR), frame error (FERR) and parity error (PERR)
  - Flag for hardware flow control: CTS changes (CTSF)
  - Flag for LIN mode: LIN break detected (LBDF)
  - Flag for multiprocessor communication: IDLE frame detected ( IDLEF)
  - Flags for smartcard block mode: end of block (EBF) and receiver timeout (RTF)
  - Interrupt occurs at these events when the corresponding interrupt enable bits are set

While USART0/1/2/5 is fully implemented, UART3/4/6/7 is only partially implemented with the following features not supported.

- Smartcard mode
- Synchronous mode
- Hardware flow control protocol (CTS/RTS)
- Configurable data polarity

### 19.3. Function overview

The interface is externally connected to another device by the main pins listed in <u>Table 19-1</u>. <u>Description of USART important pins</u>.

Table 19-1. Description of USART important pins

Pin	Туре	Description
RX	Input	Receive data
TX	Output	Transmit data. High level when enabled but nothing to
	I/O (single-wire/smartcard mode)	be transmitted
CK	Output	Serial clock for synchronous communication
nCTS	Input	Clear to send in hardware flow control mode
nRTS	Output	Request to send in hardware flow control mode



CPU/DMA R Transmit ΤX Shift Register SW\_RX IrDA USART Data Register Block Receive RXShift Registe **USART Guard Time** and Prescaler Register CK\_ nRTS Hardware CK Controlle nCTS Controlle USART Control Registers USART Address Transmitter Transimit clock Receiver Receiver 8/16 Wakeup Unit clock Controller /USARTDIV UCLK

**USART Status Register** 

Figure 19-1. USART module block diagram

USART Baud

Rate Register


## 19.3.1. USART frame format

The USART frame starts with a start bit and end up with a number of stop bits. The length of the data frame is configured by the WL bit in the USART\_CTL0 register. The last data bit can be used as parity check bit by setting the PCEN bit in USART\_CTL0 register. When the WL bit is reset, the parity bit is the 7th bit. When the WL bit is set, the parity bit is the 8th bit. The method of calculating the parity bit is selected by the PM bit in USART\_CTL0 register.

USART Interrupt

Controller

Figure 19-2. USART character frame (8 bits data and 1 stop bit)



In transmission and reception, the number of stop bits can be configured by the STB[1:0] bits in the USART\_CTL1 register.

Table 19-2. Configuration of stop bits

STB[1:0]	stop bit length (bit)	usage description
00	1	default value
01	0.5	Smartcard mode for receiving



STB[1:0]	stop bit length (bit)	usage description
10	2	Normal USART and single-wire modes
11	1.5	Smartcard mode for transmitting and receiving

In an idle frame, all the frame bits are logic 1. The frame length is equal to the normal USART frame.

The break frame structure is a number of low bits followed by the configured number of stop bits. The transfer speed of a USART frame depends on the frequency of the UCLK, the configuration of the baud rate generator and the oversampling mode.

## 19.3.2. Baud rate generation

The baud-rate divider is a 16-bit number which consists of a 12-bit integer and a 4-bit fractional part. The number formed by these two values is used by the baud rate generator to determine the bit period. Having a fractional baud-rate divider allows the USART to generate all the standard baud rates.

The baud-rate divider (USARTDIV) has the following relationship with the peripheral clock:

In case of oversampling by 16, the equation is:

$$USARTDIV = \frac{UCLK}{16 \times Baud Rate}$$
 (19-1)

In case of oversampling by 8, the equation is:

$$USARTDIV = \frac{UCLK}{8 \times Baud Rate}$$
 (19-2)

For example, when oversampled by 16:

- Get USARTDIV by caculating the value of USART\_BUAD:
   If USART\_BUAD=0x21D, then INTDIV=33 (0x21), FRADIV=13 (0xD).
   USARTDIV=33+13/16=33.81.
- Get the value of USART\_BUAD by calculating the value of USARTDIV: If USARTDIV=30.37, then INTDIV=30 (0x1E).
   16\*0.37=5.92, the nearest integer is 6, so FRADIV=6 (0x6). USART\_BUAD=0x1E6.

**Note:** If the roundness of FRADIV is 16 (overflow), the carry must be added to the integer part.

#### 19.3.3. USART transmitter

If the transmit enable bit (TEN) in USART\_CTL0 register is set, when the transmit data buffer is not empty, the transmitter shift out the transmit data frame through the TX pin. The polarity of the TX pin can be configured by the TINV bit in the USART\_CTL3 register. Clock pulses can be output through the CK pin.



After the TEN bit is set, an idle frame will be sent. The TEN bit should not be cleared while the transmission is ongoing.


After power on, the TBE bit is high by default. Data can be written to the USART\_DATA when the TBE bit of the USART\_STATO register is asserted. The TBE bit is cleared by writing USART\_DATA register and it is set by hardware after the data is put into the transmit shift register. If a data is written to the USART\_DATA register while a transmission is ongoing, it will be firstly stored in the transmit buffer, and transferred to the transmit shift register after the current transmission is done. If a data is written to the USART\_DATA register while no transmission is ongoing, the TBE bit will be cleared and set soon, because the data will be transferred to the transmit shift register immediately.

If a frame is transmitted and the TBE bit is asserted, the TC bit of the USART\_STAT0 register will be set. An interrupt will be generated if the corresponding interrupt enable bit (TCIE) is set in the USART\_CTL0 register.

The USART transmit procedure is shown in <u>Figure 19-3. USART transmit procedure</u>. The software can follow this flow:

- Set the UEN bit in USART\_CTL0 to enable the USART.
- 2. Write the WL bit in USART\_CTL0 to set the data bits length.
- 3. Set the STB[1:0] bits in USART\_CTL1 to configure the number of stop bits.
- 4. Enable DMA (DENT bit) in USART\_CTL2 if multibuffer communication is selected.
- 5. Set the baud rate in USART\_BAUD.
- 6. Set the TEN bit in USART\_CTL0.
- 7. Wait for the TBE being asserted.
- Write the data to in the USART\_DATA register.
- 9. Repeat step7-8 for each data, if DMA is not enabled.
- 10. Wait until TC=1 to finish.

Figure 19-3. USART transmit procedure



It is necessary to wait for the TC bit to be asserted before disabling the USART or entering the power saving mode. This bit can be cleared by a software sequence: reading the USART\_STATO register and then writing the USART\_DATA register. If the multibuffer communication is selected (DENT=1), this bit can also be cleared by writing 0 directly.



#### 19.3.4. USART receiver

After power on, the USART receiver can be enabled by the follow procedure:

- 1. Set the UEN bit in USART\_CTL0 to enable the USART.
- 2. Write the WL bit in USART\_CTL0 to set the data bits length.
- 3. Set the STB[1:0] bits in USART\_CTL1.
- 4. Enable DMA (DENR bit) in USART CTL2 if multibuffer communication is selected.
- 5. Set the baud rate in USART BAUD.
- 6. Set the REN bit in USART\_CTL0.

After being enabled, the receiver receives a bit stream after a valid start pulse has been detected. Detection on noisy error, parity error, frame error and overrun error is performed during the reception of a frame.


When a frame is received, the RBNE bit in USART\_STAT0 is asserted, an interrupt is generated if the corresponding interrupt enable bit (RBNEIE) is set in the USART\_CTL0 register. The status of the reception are stored in the USART\_STAT0 register.

The software can get the received data by reading the USART\_DATA register directly, or through DMA. The RBNE bit is cleared by a read operation on the USART\_DATA register, whatever it is performed by software directly, or through DMA.

The REN bit should not be disabled when reception is ongoing, or the current frame will be lost.

By default, the receiver gets three samples to evaluate the value of a frame bit. If the oversampling 8 mode is enabled, the 3rd, 4th and 5th samples are used, while in the oversampling 16 mode, the 7th, 8th, and 9th samples are used. If there are two or more samples of a frame bit is 0, the frame bit is confirmed as a 0, else 1. If the three samples of any bit of a frame are not the same, whatever it is a start bit, data bit, parity bit or stop bit, a noisy error (NERR) status will be generated for the frame. An interrupt is generated, If the receive DMA is enabled and the ERRIE bit in USART\_CTL2 register is set. If the OSB bit in USART\_CTL2 register is set, the receiver get only one sample to evaluate a bit value. In this situation, no noisy error will be detected.

Figure 19-4. Receiving a frame bit by oversampling method (OSB=0)



If the parity check function is enabled by setting the PCEN bit in the USART CTL0 register,



the receiver calculates the expected parity value while receiving a frame. The received parity bit will be compared with this expected value. If they are not the same, the parity error (PERR) bit in USART\_STATO register will be set. An interrupt is generated, if the PERRIE bit in USART\_CTL0 register is set.

If the RX pin is evaluated as 0 during a stop bit, the frame error (FERR) bit in USART\_STAT0 register will be set. An interrupt will be generated if the receive DMA is enabled and the ERRIE bit in USART\_CTL2 register is set.

When a frame is received, if the RBNE bit is not cleared yet, the last frame will not be stored in the receive data buffer. The overrun error (ORERR) bit in USART\_STAT0 register will be set. An interrupt is generated, if the receive DMA is enabled and the ERRIE bit in USART\_CTL2 register is set, or if the RBNEIE is set.

If a noise error (NERR), parity error (PERR), frame error (FERR) or overrun error (ORERR) is generated during a receiving process, then NERR, PERR, FERR or ORERR will be set at same time with RBNE. If DMA is disabled, the software needs to check whether the RBNE interrupt is caused by noise error, parity error, framing error or overflow error when the RBNE interrupt occurs.

#### 19.3.5. Use DMA for data buffer access


To reduce the burden of the processor, DMA can be used to access the transmitting and receiving data buffer. The DENT bit in USART\_CTL2 is used to enable the DMA transmission, and the DENR bit in USART\_CTL2 is used to enable the DMA reception.

When DMA is used for USART transmission, DMA transfers data from internal SRAM to the transmit data buffer of the USART. The configuration step are shown in <u>Figure 19-5.</u>

<u>Configuration step when use DMA for USART transmission</u>



Figure 19-5. Configuration step when use DMA for USART transmission




After all of the data frames are transmitted, the TC bit in USART\_STAT0 is set. An interrupt occurs if the TCIE bit in USART\_CTL0 is set.

When DMA is used for USART reception, DMA transfers data from the receive data buffer of the USART to the internal SRAM. The configuration step is shown in <u>Figure 19-6.</u> <u>Configuration step when use DMA for USART reception</u>. If the ERRIE bit in USART\_CTL2 is set, interrupts can be generated by the error status bits (FERR, ORERR and NERR) in USART\_STATO.



Figure 19-6. Configuration step when use DMA for USART reception




When the number of the data received by USART reaches the DMA transfer number, an end of transfer interrupt can be generated in the DMA module.

## 19.3.6. Hardware flow control

The hardware flow control function is realized by the nCTS and nRTS pins. The RTS flow control is enabled by writing '1' to the RTSEN bit in USART\_CTL2 and the CTS flow control is enabled by writing '1' to the CTSEN bit in USART\_CTL2.

Figure 19-7. Hardware flow control between two USARTs






#### RTS flow control

The USART receiver outputs the nRTS, which reflects the status of the receive buffer. When data frame is received, the nRTS signal goes high to prevent the transmitter from sending next frame. The nRTS signal keeps high when the receive buffer is full, and can be cleared by reading the USART\_DATA register.

#### CTS flow control

The USART transmitter monitors the nCTS input pin to decide whether a data frame can be transmitted. If the TBE bit in USART\_STAT0 is '0' and the nCTS signal is low, the transmitter transmits the data frame. When the nCTS signal goes high during a transmission, the transmitter stops after the current transmission is accomplished.

Figure 19-8. Hardware flow control



If the CTS flow control is enabled, the CTSF bit in USART\_STAT0 is set when the nCTS pin toggles. An interrupt is generated if the CTSIE bit in USART\_CTL2 is set.

## 19.3.7. Multi-processor communication

In multiprocessor communication, several USARTs are connected as a network. It will be a big burden for a device to monitor all of the messages on the RX pin. To reduce the burden of a device, software can put an USART module into a mute mode by setting the RWU bit in USART\_CTL0 register.

If a USART is in mute mode, all of the receive status bits cannot be set. Software can wake up the USART by resetting the RWU bit.

The USART can also be wake up by hardware by one of the two methods: idle frame method and address match method.

The idle frame wake up method is selected by default. When an idle frame is detected on the RX pin, the hardware clears the RWU bit and exits the mute mode. When it is woken up by an idle frame, the IDLEF bit in USART\_STATO will not be set.

When the WM bit in USART\_CTL0 register is set, the MSB bit of a frame is detected as the address flag. If the address flag is high, the frame is treated as an address frame. If the



address flag is low, the frame is treaded as a data frame. If the LSB 4 bits of an address frame are the same as the ADDR[3:0] bits in the USART\_CTL1 register, the hardware will clear the RWU bit and exit the mute mode. The RBNE bit will be set for the frame that wakes up the USART. The status bits are available in the USART\_STAT0 register. If the LSB 4 bits of an address frame differ from the ADDR[3:0] bits in the USART\_CTL1 register, the hardware sets the RWU bit and enters mute mode automatically. In this situation, the RBNE bit is not set.

If the address match method is selected, the receiver does not check the parity value of an address frame by default. If the PCM bit in USART\_CHC and PCEN bit in USART\_CTL0 are set, the MSB bit will be checked as the parity bit, and the bit preceding the MSB bit is detected as the address flag.

#### 19.3.8. LIN mode


The local interconnection network mode is enabled by setting the LMEN bit in USART\_CTL1. The CKEN, WL, STB[1:0] bits in USART\_CTL1 and the SCEN, HDEN, IREN bits in USART CTL2 should be reset in LIN mode.

When transmit a normal data frame, the transmission procedure is the same as the normal USART mode. When the SBKCMD bit in USART\_CTL0 is set, the USART transmit continuous 13 '0' bits, followed by 1 stop bit.

The break detection function is totally independent from the normal USART receiver. So a break frame can be detected during the idle state or during a frame. The expected length of a break frame can be selected by LBLEN in USART\_CTL1. When the RX pin is detected at low state for a time that is equal to or longer than the expected break frame length (10 bits when LBLEN=0, or 11 bits when LBLEN=1), the LBDF in USART\_STAT0 is set. An interrupt occurs if the LBDIE bit in USART\_CTL1 is set.

As shown in *Figure 19-9. Break frame occurs during idle state*, if a break frame occurs during the idle state on the RX pin, the USART receiver will receive an all '0' frame, with an asserted FERR status.


Figure 19-9. Break frame occurs during idle state



As shown in <u>Figure 19-10. Break frame occurs during a frame</u>, if a break frame occurs during a frame on the RX pin, the FERR status will be asserted for the current frame.



Figure 19-10. Break frame occurs during a frame



### 19.3.9. Synchronous mode

The USART can be used for full-duplex synchronous serial communications only in master mode, by setting the CKEN bit in USART\_CTL1. The LMEN bit in USART\_CTL1 and SCEN, HDEN, IREN bits in USART\_CTL2 should be cleared in synchronous mode. The CK pin is the clock output of the synchronous USART transmitter, and can be only activated when the TEN bit is enabled. No clock pulse will be sent through the CK pin during he transmission of the start bit and stop bit. The CLEN bit in USART\_CTL1 can be used to determine whether the clock is output or not during the last (address flag) bit transmission. The CPH bit in USART\_CTL1 can be used to determine whether data is captured on the first or the second clock edge. The CPL bit in USART\_CTL1 can be used to configure the clock polarity in the USART synchronous idle state.

The CPL, CPH and CLEN bits in USART\_CTL1 determine the waveform on the CK pin. Software can only change them when the USART is disabled (UEN=0).

If the REN bit in USART\_CTL0 is set, the receiver works differently from the normal USART reception method. The receiver samples the data on the capture edge of the CK pin without any oversampling.

Figure 19-11. Example of USART in synchronous mode







Figure 19-12. 8-bit format USART synchronous waveform (CLEN=1)




#### 19.3.10. IrDA SIR ENDEC mode

The IrDA mode is enabled by setting the IREN bit in USART\_CTL2. The LMEN, STB[1:0], CKEN bits in USART\_CTL1 and HDEN, SCEN bits in USART\_CTL2 should be cleared in IrDA mode.

In IrDA mode, the USART transmission data frame is modulated in the SIR transmit encoder and transmitted to the infrared LED through the TX pin. The SIR receive decoder receives the modulated signal from the infrared LED through the RX pin, and put the demodulated data frame to the USART receiver. The baud rate should not be larger than 115200 for the encoder.

Figure 19-13. IrDA SIR ENDEC module




In IrDA mode, the polarity of the TX pin and RX pin is different. The TX pin is usually at low state, while the RX pin is usually at high state. The IrDA pins keep stable to represent the logic '1', while an infrared light pulse on the IrDA pins (a Return to Zero signal) represent the



logic '0'. The pulse width should be 3/16 of a bit period. The IrDA could not detect any pulse if the pulse width is less than 1 PSC clock. While it can detect a pulse by chance if the pulse width is greater than 1 but smaller than 2 times PSC clock.

Because the IrDA is a half-duplex protocol, the transmission and the reception should not be carried out at the same time in the IrDA SIR ENDEC block.

Figure 19-14. IrDA data modulation



The SIR sub module can work in low power mode by setting the IRLP bit in USART\_CTL2. The transmit encoder is driven by a low speed clock, which is divided from the PCLK. The divide ratio is configured by the PSC[7:0] bits in USART\_GP register. The pulse width on the TX pin is 3 cycles of this low speed period. The receiver decoder works in the same manner as the normal IrDA mode.

## 19.3.11. Half-duplex communication mode

The half-duplex communication mode is enabled by setting the HDEN bit in USART\_CTL2. The LMEN, CKEN bits in USART\_CTL1 and SCEN, IREN bits in USART\_CTL2 should be cleared in half-duplex communication mode.

In the half-duplex mode the receive line is internally connected to the TX pin, and the RX pin is no longer used. The TX pin should be configured as output open drain mode. The software should make sure that the transmission and reception process never conflict with each other.

## 19.3.12. Smartcard (ISO7816-3) mode

The smartcard mode is an asynchronous mode, which is designed to support the ISO7816-3 protocol. Both the character (T=0) mode and the block (T=1) mode are supported. The smartcard mode is enabled by setting the SCEN bit in USART\_CTL2. The LMEN bit in USART\_CTL1 and HDEN, IREN bits in USART\_CTL2 should be cleared in smartcard mode.


A clock is provided to the external smartcard through the CK pin after the CKEN bit is set. The clock is divided from the PCLK. The divide ratio is configured by the PSC[4:0] bits in USART\_GP register. The CK pin only provides a clock source to the smartcard.

The smartcard mode is a half-duplex communication protocol. When connected to a smartcard, the TX pin must be configured as open drain mode, and an external pull-up resistor will be needed, which drives a bidirectional line that is also driven by the smartcard. The data



frame consists of 1 start bit, 9 data bits (1 parity bit included) and 1.5 stop bits. The 0.5 stop bit may be configured for a receiver.

Figure 19-15. ISO7816-3 frame format



### Character (T=0) mode

Comparing to the timing in normal operation, the transmission time from transmit shift register to the TX pin is delayed by half baud clock, and the TC flag assertion time is delayed by a guard time that is configured by the GUAT[7:0] bits in USART\_GP. In smartcard mode, the internal guard time counter starts count up after the stop bits of the last data frame, and the GUAT[7:0] bits should be configured as the character guard time (CGT) in ISO7816-3 protocol minus 12. The TC status is forced reset while the guard time counter is counting up. When the counter reaches the programmed value TC is asserted high.

During USART transmission, if a parity error event is detected, the smartcard may NACK the current frame by pulling down the TX pin during the last 1 bit time of the stop bits. The USART can automatically resend data according to the protocol for SCRTNUM times. An interframe gap of 2.5 bits time will be inserted before the start of a resented frame. At the end of the last repeated character the TC bit is set immediately without guard time. The USART will stop transmitting and assert the framing error status if it still receives the NACK signal after the programmed number of retries. The USART will not take the NACK signal as the start bit.

During USART reception, if the parity error is detected in the current frame, the TX pin is pulled low during the last 1 bit time of the stop bits. This signal is the NACK signal to smartcard. Then a frame error occurred in smartcard side. The RBNE/receive DMA request is not activated if the received character is erroneous. According to the protocol, the smartcard can resend the data. The USART stops transmitting the NACK and signals the error as a parity error if the received character is still erroneous after the maximum number of retries specified in the SCRTNUM bit field. The NACK signal is enabled by setting the NKEN bit in USART\_CTL2.

The idle frame and break frame are not supported in the smartcard mode.

#### Block (T=1) mode

In block (T=1) mode, the NKEN bit in the USART\_CTL2 register should be cleared to deactivate the NACK transmission.



When requesting a read from the smartcard, the RT[23:0] bits in USART\_RT register should be programmed with the BWT (block wait time) - 11 value and RBNEIE must be set. This timeout period is expressed in baud time units. The RTF bit in USART\_STAT1 will be asserted, if no answer is received from the card before the expiration of this period. An interrupt is generated if the RTIE bit in USART\_CTL3 is set. The USART generates a RBNE interrupt if the first character is received before the expiration of the RT[23:0] period. If DMA is used to read from the smartcard in block mode, the DMA must be enabled only after the first character is received.

After the first character is received, the RT[23:0] bits should be configured to the CWT (character wait time) - 11 to enable the automatic check of the maximum interframe gap between two consecutive characters. The RTF bit in USART\_STAT1 will be asserted, if the smartcard stop sending characters for the RT[23:0] period.

The USART uses a block length counter, which is reset when the USART is transmitting (TBE=0), to count the number of received characters. The length of the block, which must be programmed in the BL[7:0] bits in the USART\_RT register, is received from the smartcard in the third byte of the block (prologue field). The block length counter counts up from 0 to the maximum value of BL[7:0]+4. The end of the block status (EBF bit in USART\_STAT1) is set after the block length counter reaches the maximum value. An interrupt is generated if the EBIE bit in USART\_CTL3 is set. The RTF bit may be set in case that an error in the block length.

If DMA is used for reception, this register field must be programmed to the minimum value (0x0) before the start of the block. With this value, the end of the block interrupt occurs after the 4th received character. The block length value can be read from the receive buffer at the third byte.

If DMA is not used for reception, the BL[7:0] bits should be firstly configured with the maximum value 0xFF to avoid generating an EBF status. The real block length value can be reconfigured to the BL[7:0] bits after the third byte is received.

#### Direct and inverse convention

The smartcard protocol defines two conventions: direct and inverse.

When the direct convention is selected, the LSB of the data frame is transferred first, high state on the TX pin represents logic '1', the parity check mode is even. In this case the MSBF and DINV bits in USART\_CTL3 should be reset.

When the inverse convention is selected, the MSB of the data frame is transferred first, high state on the TX pin represents logic '0', the parity check mode is even. In this case the MSBF and DINV bits in USART\_CTL3 should be set.

#### 19.3.13. USART interrupts

The USART interrupt events and flags are listed in Table 19-3. USART interrupt requests.




Table 19-3. USART interrupt requests

Interrupt event	Event flag	<b>Enable Control bit</b>		
Transmit data buffer empty	TBE	TBEIE		
CTS toggled flag	CTSF	CTSIE		
Transmission complete	TC	TCIE		
Received buff not empty	RBNE	RBNEIE		
Overrun error	ORERR	RDINEIE		
Idle frame	IDLEF	IDLEIE		
Parity error	PERR	PERRIE		
Break detected flag in LIN mode	LBDF	LBDIE		
Receiver timeout	RTF	RTIE		
End of block	EBF	EBIE		
Reception errors (noise flag,				
overrun error, framing error) in	NERR or ORERR or FERR	ERRIE		
DMA reception				

All of the interrupt events are ORed together before being sent to the interrupt controller, so the USART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine.

Figure 19-16. USART interrupt mapping diagram





# 19.4. Register definition

USART0 base address: 0x4001 1000 USART1 base address: 0x4000 4400 USART2 base address: 0x4000 4800 UART3 base address: 0x4000 4C00 UART4 base address: 0x4000 5000 USART5 base address: 0x4001 1400 UART6 base address: 0x4000 7800 UART7 base address: 0x4000 7C00

# 19.4.1. Status register 0 (USART\_STAT0)

Address offset: 0x00

Reset value: 0x0000 00C0

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved			CTSF	LBDF	TBE	TC	RBNE	IDLEF	ORERR	NERR	FERR	PERR
						rc w0	rc w0	r	rc w0	rc w0	r	r	r	r	r

Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	CTSF	CTS change flag
		If CTSEN bit in USART_CTL2 is set, this bit set by hardware when the nCTS input
		toggles. An interrupt occurs if the CTSIE bit in USART_CTL2 is set.
		Software can clear this bit by writing 0 to it.
		0: The status of the nCTS line does not change.
		1: The status of the nCTS line has changed.
		This bit is not available for UART3/4/6/7.
8	LBDF	LIN break detected flag
		LMEN bit in USART_CTL1 is set when LIN break is detected. An interrupt occurs if
		the LBDIE bit in USART_CTL1 is set.
		Software can clear this bit by writing 0 to it.
		0: The USART does not detect a LIN break.
		1: The USART has detected a LIN break.
7	TBE	Transmit data buffer empty.
		This bit is set after power on or when the transmit data has been transferred to the
		transmit shift register. An interrupt occurs if the TBEIE bit in USART_CTL0 is set.

## GD32A490 User Manual

This bit is cleared when the software write transmit data to the USART\_DATA register.

- 0: Transmit data buffer is not empty.
- 1: Transmit data buffer is empty.

#### 6 TC Transmission complete.

This bit is set after power on. If the TBE bit has been set, this bit is set when the transmission of current data is complete. An interrupt occurs if the TCIE bit in USART\_CTL0 is set.

Software can clear this bit by writing 0 to it.

- 0: Transmission of current data is not complete.
- 1: Transmission of current data is complete.

#### 5 RBNE Read data buffer not empty.

This bit is set when the read data buffer is filled with a data frame, which has been received through the receive shift register. An interrupt occurs if the RBNEIE bit in USART\_CTL0 is set.

Software can clear this bit by writing 0 to it or by reading the USART\_DATA register.

- 0: Read data buffer is empty.
- 1: Read data buffer is not empty.

#### 4 IDLEF IDLE frame detected flag.

This bit is set when the RX pin has been detected in idle state for a frame time. An interrupt occurs if the IDLEIE bit in USART\_CTL0 is set.

Software can clear this bit by reading the USART\_STAT0 and USART\_DATA registers one by one.

- 0: The USART module does not detect an IDLE frame.
- 1: The USART module has detected an IDLE frame.

#### 3 ORERR Overrun error

This bit is set if the RBNE is not cleared and a new data frame is received through the receive shift register. An interrupt occurs if the ERRIE bit in USART\_CTL2 is set

Software can clear this bit by reading the USART\_STAT0 and USART\_DATA registers one by one.

- 0: The USART does not detect a overrun error.
- 1: The USART has detected a overrun error.

#### NERR Noise error flag

When the OSB bit in USART\_CTL2 is reset, this bit is set if the USART detects noise on the RX pin when receiving a frame. An interrupt occurs if the ERRIE bit in USART\_CTL2 is set.

Software can clear this bit by reading the USART\_STAT0 and USART\_DATA registers one by one.

- 0: The USART does not detect a noise error.
- 1: The USART has detected a noise error.



**FERR** Frame error flag This bit is set when the RX pin is detected low during the stop bits of a receive frame. An interrupt occurs if the ERRIE bit in USART\_CTL2 is set. Software can clear this bit by reading the USART\_STAT0 and USART\_DATA registers one by one. 0: The USART does not detect a framing error. 1: The USART has detected a framing error. **PERR** 0 Parity error flag This bit is set when the parity bit of a receive frame does not match the expected parity value. An interrupt occurs if the PERRIE bit in USART\_CTL0 is set. Software can clear this bit the sequence: read the USART\_STAT0 register, and then read or write the USART\_DATA register. 0: The USART does not detect a parity error. 1: The USART has detected a parity error.

## 19.4.2. Data register (USART\_DATA)

Offset: 0x04

Reset value: Undefined

This register has to be accessed by word (32-bit).

Reserved	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Reserved DATA[8:0]	

rw

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8:0	DATA[8:0]	Transmit or read data value
		Software can write these bits to update the transmit data or read these bits to get
		the receive data.
		If the parity check function is enabled, when transmit data is written to this register,
		the MSB bit (bit 7 or bit 8 depending on the WL bit in USART_CTL0) will be replaced
		by the parity bit.

## 19.4.3. Baud rate register (USART\_BAUD)

Address offset: 0x08

Reset value: 0x0000 0000

The software must not write this register when the USART is enabled (UEN=1).

# GD32A490 User Manual

		This re	egister	has to	be acc	essed	by wor	d (32-b	it).						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	INTDIV [11:0]										FRAD	IV[3:0]			
					n	.,							r	· · ·	

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:4	INTDIV[11:0]	Integer part of baud-rate divider.
3:0	FRADIV[3:0]	Fraction part of baud-rate divider.  Software must keep FRADIV[3] bit reset, if the oversample 8 mode is enabled.

# 19.4.4. Control register 0 (USART\_CTL0)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
															<u>,</u>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OVSMOD	Reserved	UEN	WL	WM	PCEN	PM	PERRIE	TBEIE	TCIE	RBNEIE	IDLEIE	TEN	REN	RWU	SBKCMD
rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Fields	Descriptions
Reserved	Must be kept at reset value.
OVSMOD	Oversample mode
	0: oversampling by 16
	1: oversampling by 8
	If SCEN=1, IREN=1 or LMEN=1, OVSMOD is forced to '0 by hardware.
Reserved	Must be kept at reset value.
UEN	USART enable
	0: Disable USART.
	1: Enable USART.
WL	Word length
	0: 8 Data bits
	1: 9 Data bits
	Reserved OVSMOD  Reserved UEN



# GD32A490 User Manual

_		0_0
11	WM	Wakeup method in mute mode
		0: wake up by idle frame.
		1: wake up by address match.
10	PCEN	Parity check function enable.
		0: Disable parity check function.
		1: Enable parity check function.
9	PM	Parity mode
		0: Even parity
		1: Odd parity
8	PERRIE	Parity error interrupt enable.
		If this bit is set, an interrupt occurs when the PERR bit in USART_STAT0 is set.
		0: Disable parity error interrupt.
		1: Enable parity error interrupt.
7	TBEIE	Transmitter buffer empty interrupt enable.
		If this bit is set, an interrupt occurs when the TBE bit in USART_STAT0 is set.
		0: Disable transmitter buffer empty interrupt.
		1: Enable transmitter buffer empty interrupt.
6	TCIE	Transmission complete interrupt enable.
		If this bit is set, an interrupt occurs when the TC bit in USART_STAT0 is set.
		0: Disable transmission complete interrupt.
		1: Enable transmission complete interrupt.
5	RBNEIE	Read data buffer not empty interrupt and overrun error interrupt enable.
		If this bit is set, an interrupt occurs when the RBNE bit or the ORERR bit in
		USART_STAT0 are set.
		0: Disable read data register not empty interrupt and overrun error interrupt.
		1: Enable read data register not empty interrupt and overrun error interrupt.
4	IDLEIE	IDLE line detected interrupt enable.
		If this bit is set, an interrupt occurs when the IDLEF bit in USART_STAT0 is set.
		0: Disable IDLE line detected interrupt.
		1: Enable IDLE line detected interrupt.
3	TEN	Transmitter enable
		0: Disable transmitter
		1: Enable transmitter
2	REN	Receiver enable
		0: Disable receiver
		1: Enable receiver
1	RWU	Receiver wakeup from mute mode.
		Software can set this bit to make the USART work in mute mode and reset this bit
		to wake up the USART.



In wake up by idle frame mode (WM=0), this bit can be reset by hardware when an idle frame has been detected. In wake up by address match mode (WM=1), this bit can be reset by hardware when receives an address match frame or set by hardware when receives an address mismatch frame.

0: Receiver in active mode.

1: Receiver in mute mode.

0 SBKCMD Send break command

Software can set this be to send a break frame.

Hardware resets this bit automatically when the break frame has been transmitted.

0: Do not transmit a break frame

1: Transmit a break frame

# 19.4.5. Control register 1 (USART\_CTL1)

Address offset: 0x10 Reset value: 0x0000 0000

rw

rw

This register has to be accessed by word (32-bit).

rw

31 Reserved 15 14 10 9 8 6 5 11 LMEN STB[1:0] CKEN СРН CLEN LBDIE LBLEN ADDR[3:0] Reserved CPL Reserved. Reserved

rw

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	LMEN	LIN mode enable
		0: Disable LIN mode
		1: Enable LIN mode
13:12	STB[1:0]	STOP bits length
		00: 1 Stop bit
		01: 0.5 Stop bit
		10: 2 Stop bits
		11: 1.5 Stop bit
		Only 1 stop bit and 2 stop bit are available for UART3/4/6/7.
11	CKEN	CK pin enable
		0: Disable CK pin
		1: Enable CK pin
		This bit reserved for UART3/4/6/7.
10	CPL	CK polarity



15

Reserved

This bit specifies the polarity of the CK pin in synchronous mode. 0: The CK pin is in low state when the USART is in idle state. 1: The CK pin is in high state when the USART is in idle state. This bit is reserved for UART3/4/6/7. CPH 9 CK phase This bit specifies the phase of the CK pin in synchronous mode. 0: The capture edge of the LSB bit is the first edge of CK pin. 1: The capture edge of the LSB bit is the second edge of CK pin. This bit is reserved for UART3/4/6/7. 8 **CLEN** CK Length This bit specifies the length of the CK signal in synchronous mode. 0: There are 7 CK pulses for an 8 bit frame and 8 CK pulses for a 9 bit frame. 1: There are 8 CK pulses for an 8 bit frame and 9 CK pulses for a 9 bit frame. This bit is reserved for UART3/4/6/7. 7 Reserved Must be kept at reset value. 6 **LBDIE** LIN break detected interrupt enable. If this bit is set, an interrupt occurs when the LBDF bit in USART\_STAT0 is set. 0: Disable LIN break detected interrupt. 1: Enable LIN break detected interrupt. **LBLEN** LIN break frame length 5 This bit specifies the length of a LIN break frame. 0: 10 bit 1: 11 bit 4 Reserved Must be kept at reset value. 3:0 ADDR[3:0] Address of the USART In wake up by address match mode (WM=1), the USART enters mute mode when the LSB 4 bits of a received frame do not equal the ADDR[3:0] bits, and wakes up when the LSB 4 bits of a received frame equal the ADDR[3:0] bits. 19.4.6. Control register 2 (USART\_CTL2) Address offset: 0x14 Reset value: 0x0000 0000 This register has to be accessed by word (32-bit). 31 30 21 20 18 17 16 Reserved

7

DENT

DENR

SCEN

NKEN

HDEN

IRLP

CTSIE

OSB

CTSEN

RTSEN

IREN

0

ERRIE



rw rw rw rw rw rw rw rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	OSB	One sample bit method.
		This bit selects the sample method. When this bit is set, the USART get only one
		sample for a data bit instead of 3 samples per bit. The noise error flag (NERR) is
		disabled when the one sample bit method is selected.
		0: Three sample bit method.
		1: One sample bit method.
10	CTSIE	CTS interrupt enable.
		If this bit is set, an interrupt occurs when the CTSF bit in USART_STAT0 is set.
		0: Disable CTS interrupt.
		1: Enable CTS interrupt.
		This bit is reserved for UART3/4/6/7.
9	CTSEN	CTS enable
		This bit enables the CTS hardware flow control function.
		0: Disable CTS hardware flow control.
		1: Enable CTS hardware flow control.
		This bit is reserved for UART3/4/6/7.
8	RTSEN	RTS enable
		This bit enables the RTS hardware flow control function.
		0: Disable RTS hardware flow control.
		1: Enable RTS hardware flow control.
		This bit is reserved for UART3/4/6/7.
7	DENT	DMA request enable for transmission.
		0: DMA request is disabled for transmission.
		1: DMA request is enabled for transmission.
6	DENR	DMA request enable for reception.
		0: DMA request is disabled for reception.
		1: DMA request is enabled for reception.
5	SCEN	Smartcard mode enable
		This bit enables the smartcard work mode.
		0: Disable smartcard mode
		1: Enable smartcard mode
		This bit is reserved for UART3/4/6/7.
4	NKEN	NACK enable in Smartcard mode
		This bit enables the NACK transmission when parity error occurs in smartcard
		mode.
		0: Disable NACK transmission
		F40



digabevice		GD32A490 OSEI Maridai
		1: Enable NACK transmission
		This bit is reserved for UART3/4/6/7.
3	HDEN	Half-duplex enable
		This bit enables the half-duplex USART mode.
		0: Disable Half duplex mode
		1: Enable half duplex mode
2	IRLP	IrDA low-power
		This bit selects low-power mode of IrDA mode.
		0: Normal mode
		1: Low-power mode
1	IREN	IrDA mode enable
		This bit enables the IrDA mode of USART.
		0: Disable IrDA
		1: Enable IrDA
0	ERRIE	Error interrupt enable
		When DMA request for reception is enabled (DENR=1), if this bit is set, an interrupt
		occurs when any one of the FERR, ORERR and NERR bits in USART_STAT0 is
		set.
		0: Disable error interrupt.
		1: Enable error interrupt.

# 19.4.7. Guard time and prescaler register (USART\_GP)

Address offset: 0x18 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			GUA	T[7:0]							PSC	[7:0]			
,			r	w							r	N			

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:8	GUAT[7:0]	Guard time value in Smartcard mode.
		TC flag assertion time is delayed by GUAT[7:0] baud clock cycles.
		These bits are not available for UART3/4/6/7.
7:0	PSC[7:0]	When the USART IrDA low-power mode is enabled, these bits specify the division factor that is used to divide the peripheral clock (PCLK1/PCLK2) to generate the



low-power frequency.

00000000: Reserved - never program this value

00000001: divides by 1 00000010: divides by 2

..

11111111: divides by 255

When the USART works in IrDA normal mode, these bits must be set to 00000001. When the USART smartcard mode is enabled, the PSC [4:0] bits specify the division factor that is used to divide the peripheral clock (APB1/APB2) to generate the smartcard clock (CK). The actual division factor is twice as the PSC [4:0] value.

00000: Reserved - never program this value.

00001: divides by 2 00010: divides by 4

...

11111: divides by 62

The PSC [7:5] bits are reserved in smartcard mode.

### 19.4.8. Control register 3 (USART\_CTL3)

Address offset: 0x80

Reset value: 0x0000 0000

This register is not available for UART3/4/6/7.

This register has to be accessed by word (32-bit).

30 29 28 26 25 24 23 31 21 20 18 17 16 19 Reserved 15 10 9 8 6 2 0 14 12 11 5 4 Reserved MSBF DINV TINV RINV Reserved EBIE RTIE SCRTNUM[2:0] RTEN

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	MSBF	Most significant bit first.
		This bit specifies the sequence of the data bits in transmit and receive.
		0: Data is transmitted/received with the LSB first.
		1: Data is transmitted/received with the MSB first.
		This bit field cannot be written when the USART is enabled (UEN=1).
10	DINV	Data bit level inversion.
		This bit specifies the polarity of the data bits in transmission and reception.
		0: Data bit signal values are not inverted.
		1: Data bit signal values are inverted.



		32327 1133 333 1116111GG
		This bit field cannot be written when the USART is enabled (UEN=1).
9	TINV	TX pin level inversion
		This bit specifies the polarity of the TX pin.
		0: TX pin signal values are not inverted.
		1: TX pin signal values are inverted.
		This bit field cannot be written when the USART is enabled (UEN=1).
8	RINV	RX pin level inversion
		This bit specifies the polarity of the RX pin.
		0: RX pin signal values are not inverted.
		1: RX pin signal values are inverted.
		This bit field cannot be written when the USART is enabled (UEN=1).
7:6	Reserved	Must be kept at reset value.
5	EBIE	Interrupt enable bit of end of block event.
		If this bit is set, an interrupt occurs when the EBF bit in USART_STAT1 is set.
		0: End of block interrupt is enabled.
		1: End of block interrupt is disabled.
4	RTIE	Interrupt enable bit of receive timeout event.
		If this bit is set, an interrupt occurs when the RTF bit in USART_STAT1 is set.
		0: Receive timeout interrupt is enabled.
		1: Receive timeout interrupt is disabled.
3:1	SCRTNUM[2:0]	Smartcard auto-retry number
		In smartcard mode, these bits specify the number of retries in transmit and receive.
		In transmission mode, a frame can be retransmitted by SCRTNUM times. If the
		frame is NACKed by (SCRTNUM+1) times, the FERR is set.
		In reception mode, a frame reception can be tried by (SCRTNUM+1) times. If the
		parity bit mismatch event occurs (SCRTNUM+1) times for a frame, the RBNE and
		PERR bits are set.
		When these bits are configured as 0x0, there will be no automatic retransmission in
		transmit mode.
0	RTEN	Receiver timeout enable.
		This bit enables the receive timeout counter of the USART.
		0: Receiver timeout function disabled.
		1: Receiver timeout function enabled.

# 19.4.9. Receiver timeout register (USART\_RT)

Address offset: 0x84 Reset value: 0x0000 0000

This register is not available for UART3/4/6/7.

This register has to be accessed by word (32-bit).

GD32A490 User	i wanuai	l
---------------	----------	---

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			BL[	7:0]							RT[2	3:16]			
•			rv	N							r	W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RT[1	15:0]							

rw

Bits	Fields	Descriptions
31:24	BL[7:0]	Block length
		These bits specify the block length in smartcard T=1 reception. Its value equals to
		the number of information characters + the length of the epilogue field (1-LEC/2-
		CRC) - 1.
		This value, which must be programmed only once per received block, can be
		programmed after the start of the block reception (using the data from the LEN
		character in the prologue field). The block length counter is reset when TBE=0 in
		smartcard mode.
		In other modes, when REN=0 (receiver disabled), or when the EBF bit of
		USART_STAT1 is written to 0, the block length counter is reset.
23:0	RT[23:0]	Receiver timeout threshold.
		These bits are used to specify receiver timeout value in terms of number of baud clocks.
		If smartcard mode is not enabled, the RTF bit of USART_STAT1 is set if no new
		start bit is detected longer than RT bits time after the last received character.
		If smartcard mode is enabled, the CWT and BWT are implemented by this value. In
		this case, the timeout measurement is started from the start bit of the last received
		character.
		These bits can be written on the fly. The RTF flag will be set if the new value is lower
		than or equal to the internal timeout counter. These bits must only be programmed
		once per received character.


# 19.4.10. Status register 1 (USART\_STAT1)

Address offset: 0x88

Reset value: 0x0000 00C0

This register is not available for UART3/4/6/7.

This register has to be accessed by word(32-bit).





Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	BSY	Busy flag
		This bit is set when the USART is receiving a data frame.
		0: USART reception path is idle.
		1: USART reception path is working.
15:13	Reserved	Must be kept at reset value.
12	EBF	End of block flag
		This bit is set when the number of received bytes (from the start of the block,
		including the prologue) is equal or greater than BLEN + 4. An interrupt occurs if the
		EBIE bit in USART_CTL3 is set.
		Software can clear this bit by writing 0 to it.
		0: End of block event not occurs.
		1: End of block event has occurred.
11	RTF	Receiver timeout flag
		This bit is set when the RX pin is in idle state for longer than RT bits time. An interrupt
		occurs if the RTIE bit in USART_CTL3 is set.
		Software can clear this bit by writing 0 to it.
		0: Receiver timeout event not occurs.
		1: Receiver timeout event has occurred.
10:0	Reserved	Must be kept at reset value.

# 19.4.11. Coherence control register (USART\_CHC)

Address offset: 0xC0 Reset value: 0x0000 0000

This register has to be accessed by word(32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Reserved				EPERR			Reserved			всм	PCM	НСМ
							w0c						rw	rw	rw

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8	EPERR	Early parity error flag. This flag will be set as soon as the parity bit has been detected, which is before RBNE flag. This flag is cleared by writing 0.  0: No parity error is detected





		OBOZ, (100 COOT Marida)
		1: Parity error is detected
7:3	Reserved	Must be kept at reset value.
2	ВСМ	Break frame coherence mode.
		0: When the CTS flow is enabled, the transmitter does not check the nCTS input
		state to send a break.
		1: When the CTS flow is enabled, the transmitter checks the nCTS input state to
		send a break.
		This bit is reserved for UART3/4/6/7.
1	PCM	Parity check coherence mode.
		0: In case of wakeup by an address match: the MSB bit of the data is taken into
		account to identify an address but not the parity bit. And the receiver does not check
		the parity of the address data (PERR is not set in case of a parity error).
		1: In case of wakeup by an address match, the receiver check the parity of the
		address data and PERR is set in case of a parity error.
0	HCM	Hardware flow control coherence mode.
		0: nRTS signal equals to RBNE bit in USART_STAT0 register
		1: nRTS signal is set when the last data bit (parity bit when PCE is set) has been
		sampled
		This bit is reserved for UART3/4/6/7.



# 20. Inter-integrated circuit interface (I2C)

#### 20.1. Overview

The I2C (inter-integrated circuit) module provides an I2C interface which is an industry standard two-line serial interface for MCU to communicate with external I2C interface. I2C bus uses two serial lines: a serial data line, SDA, and a serial clock line, SCL.

The I2C interface implements standard I2C protocol with standard-mode and fast-mode as well as CRC calculation and checking, SMBus (system management bus), PMBus (power management bus) and SAM\_V (secure access and control module for validation) mode. It also supports multi-master I2C bus. The I2C interface provides DMA mode for users to reduce CPU overload.


#### 20.2. Characteristics

- Parallel-bus to I2C-bus protocol converter and interface.
- Both master and slave functions with the same interface.
- Bi-directional data transfer between master and slave.
- Supports 7-bit and 10-bit addressing and General Call Addressing.
- Multi-master capability.
- Supports standard-mode (up to 100 kHz) and fast-mode (up to 400 kHz).
- Configurable SCL stretching in slave mode.
- Supports DMA mode.
- SMBus 2.0 and PMBus compatible.
- 2 Interrupts: one for successful byte transmission and the other for error event.
- Optional PEC (Packet Error Checking) generation and check.
- Supports SAM\_V mode.

#### 20.3. Function overview

<u>Figure 20-1. I2C module block diagram</u> below provides details of the internal configuration of the I2C interface.





**DMA/ Interrupts** 

Figure 20-1. I2C module block diagram

Table 20-1. Definition of I2C-bus terminology (refer to the I2C specification of Philips semiconductors)

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and
	terminates a transfer
Slave	The device addressed by a master
Multi-master	More than one master can attempt to control the bus at the same time
	without corrupting the message
Synchronization	Procedure to synchronize the clock signals of two or more devices
Arbitration	Procedure to ensure that, if more than one master tries to control the
	bus simultaneously, only one is allowed to do so and the winning
	master's message is not corrupted

#### 20.3.1. SDA and SCL lines

The I2C module has two external lines, the serial data SDA and serial clock SCL lines. The two wires carry information between the devices connected to the bus.

Both SDA and SCL are bidirectional lines, connected to a positive supply voltage via current-source or pull-up resistor. When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collect to perform the wired-AND function. Data on the I2C-bus can be transferred at rates of up to 100 Kbit/s in the standard mode and up to 400 Kbit/s in the fast mode. Due to the variety of different technology




devices (CMOS, NMOS, bipolar) that can be connected to the I2C-bus, the voltage levels of the logical '0' (LOW) and '1' (HIGH) are not fixed and depend on the associated level of  $V_{DD}$ .

#### 20.3.2. Data validation

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the SDA line can only change when the clock signal on the SCL line is LOW (see *Figure 20-2. Data validation*). One clock pulse is generated for each data bit to be transferred.


Figure 20-2. Data validation



#### 20.3.3. START and STOP signal

All transmissions begin with a START and are terminated by a STOP (see <u>Figure 20-3</u>. <u>START and STOP signal</u>). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START signal. A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP signal.

Figure 20-3. START and STOP signal



#### 20.3.4. Clock synchronization


Two masters can begin transmitting on a free bus at the same time and there must be a method for deciding which master takes control of the bus and completes its transmission. This is done by clock synchronization and bus arbitration. In a single master system, clock synchronization and bus arbitration are unnecessary.

Clock synchronization is performed using the wired-AND connection of I2C interfaces to the SCL line. This means that a HIGH to LOW transition on the SCL line causes the masters concerned to start counting their LOW period, and once a master clock has gone LOW, it holds the SCL line in that state until the clock HIGH state is reached (see <a href="Figure 20-4. Clock synchronization">Figure 20-4. Clock synchronization</a>). However, if another clock is still within its LOW period, the LOW to HIGH transition of this clock may not change the state of the SCL line. The SCL line is therefore held LOW by the master with the longest LOW period. Masters with shorter LOW period enter



a HIGH wait-state during this time.

Figure 20-4. Clock synchronization




#### 20.3.5. Arbitration

Arbitration, like synchronization, is part of the protocol where more than one master is used in the system. Slaves are not involved in the arbitration procedure.

A master may start a transfer only if the bus is free. Two masters may generate a START signal within the minimum hold time of the START signal which results in a valid START signal on the bus. Arbitration is then required to determine which master will complete its transmission.

Arbitration proceeds bit by bit. During every bit, while SCL is HIGH, each master checks whether the SDA level matches what it has been sent. This process may take many bits. Two masters can even complete an entire transmission without error, as long as the transmissions are identical. The first time a master tries to send a HIGH, but detects that the SDA level is LOW, then the master knows that it has lost the arbitration and turns off its SDA output driver. The other master goes on to complete its transmission.

Figure 20-5. SDA line arbitration



#### 20.3.6. I2C communication flow

Each I2C device is recognized by a unique address (whether it is a microcontroller, LCD driver, memory or keyboard interface) and can be operated as either a transmitter or receiver, depending on the function of the device.

An I2C slave will continue to detect addresses after a START signal on I2C bus and compare the detected address with its slave address which is programmed by software. Once the two addresses match with each other, the I2C slave will send an ACK to the I2C bus and respond to the following command on I2C bus: transmitting or receiving the desired data. Additionally, if General Call is enabled by software, the I2C slave always responds to a General Call



Address (0x00). The I2C block supports both 7-bit and 10-bit address modes.

An I2C master always initiates or ends a transfer using START or STOP signal and it's also responsible for SCL clock generation.

Figure 20-6. I2C communication flow with 7-bit address




Figure 20-7. I2C communication flow with 10-bit address (Master Transmit)





Figure 20-8. I2C communication flow with 10-bit address (Master Receive)



#### 20.3.7. Programming model

An I2C device such as LCD driver may only be a receiver, whereas a memory can both receive and transmit data. In addition to transmitters and receivers, devices can also be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered as a slave.

An I2C device is able to transmit or receive data whether it's a master or a slave, thus, there're 4 operation modes for an I2C device:

- Master Transmitter
- Master Receiver
- Slave Transmitter
- Slave Receiver

I2C block supports all of the four I2C modes. After system reset, it works in slave mode. After sending a START signal on I2C bus, it changes into master mode. The I2C changes back to slave mode after sending a STOP signal on I2C bus.

#### Programming model in slave transmitting mode

As is shown in <u>Figure 20-9. Programming model for slave transmitting (10-bit</u> address mode), the following software procedure should be followed if users wish to



transmit data in slave transmitter mode:

- First of all, enable I2C peripheral clock as well as configure clock related registers in I2C\_CTL1 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for START signal followed by address on I2C bus.
- 2. After receiving a START signal followed by a matched address, either in 7-bit format or in 10-bit format, the I2C hardware sets the ADDSEND bit in I2C\_STAT0 register, which should be monitored by software either by polling or interrupt. After that, software should read I2C\_STAT0 and then I2C\_STAT1 to clear ADDSEND bit. If 10-bit addressing format is selected, the I2C master should then send a repeated START signal followed by a header to the I2C bus. The slave sets ADDSEND bit again after it detects the repeated START signal and the following header. The ADDSEND bit must be cleared by software again by reading I2C\_STAT0 and then I2C\_STAT1.
- 3. Now I2C enters data transmission stage and hardware sets TBE bit because both the shift register and data register I2C\_DATA are empty. Once TBE is set, software should write the first byte of data to I2C\_DATA register, TBE is not cleared in this case because the byte written in I2C\_DATA is moved to the internal shift register immediately. I2C begins to transmit data to I2C bus as soon as the shift register is not empty.
- 4. During the transmission of the first byte, software can write the second byte to I2C\_DATA, and this time TBE is cleared because neither I2C\_DATA nor shift register is empty.
- 5. After the transmission of the first byte, the TBE bit will be set, the software can write the third byte to the I2C\_DATA register and TBE is cleared. After this, any time TBE is set, software can write a byte to I2C\_DATA as long as there is still data to be transmitted.
- During the transmission of the second last byte, software writes the last data to I2C\_DATA to clear the TBE flag and doesn't care TBE anymore. So TBE will be set after the byte's transmission and not cleared until a STOP signal.
- 7. I2C master doesn't acknowledge to the last byte according to the I2C protocol, so after sending the last byte, I2C slave will wait for the STOP signal on I2C bus and sets AERR (Acknowledge Error) bit to notify software that the transmission completes. Software clears AERR bit by writing 0 to it.






Figure 20-9. Programming model for slave transmitting (10-bit address mode)

#### Programming model in slave receiving mode


As is shown in <u>Figure 20-10. Programming model for slave receiving (10-bit address mode)</u>, the following software procedure should be followed if users wish to receive data in slave receiver mode:

- 1. First of all, enable I2C peripheral clock as well as configure clock related registers in I2C\_CTL1 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for START signal followed by address on I2C bus.
- After receiving a START signal followed by a matched 7-bit or 10-bit address, the I2C hardware sets the ADDSEND bit in I2C status register 0, which should be monitored by software either by polling or interrupt. After that software should read I2C\_STAT0 and then I2C\_STAT1 to clear ADDSEND bit. The I2C begins to receive data on I2C bus as soon as ADDSEND bit is cleared.
- As soon as the first byte is received, RBNE is set by hardware. Software can now read the first byte from I2C\_DATA and RBNE is cleared as well.
- 4. Any time RBNE is set, software can read a byte from I2C DATA.



- 5. After the last byte is received, RBNE is set. Software reads the last byte.
- 6. STPDET bit is set when I2C detects a STOP signal on I2C bus and software reads I2C\_STAT0 and then writes I2C\_CTL0 to clear the STPDET bit.

Figure 20-10. Programming model for slave receiving (10-bit address mode)



#### Programming model in master transmitting mode

As is shown in <u>Figure 20-11. Programming model for master transmitting (10-bit address mode)</u>, the following software procedure should be followed if users wish to make transaction in master transmitter mode:

- 1. First of all, enable I2C peripheral clock as well as configure clock related registers in I2C\_CTL1 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for START signal followed by address on I2C bus.
- 2. Software sets START bit requesting I2C to generate a START signal on I2C bus.
- 3. After sending a START signal, the I2C hardware sets the SBSEND bit in I2C\_STATO register and enters master mode. Now software should clear the SBSEND bit by reading I2C\_STATO and then writing a 7-bit address or header of a 10-bit address to I2C\_DATA. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address which has been sent is header of a 10-bit address, the hardware sets ADD10SEND bit after sending the header and software should clear the ADD10SEND bit by reading I2C\_STATO and writing 10-bit lower address to I2C\_DATA.
- 4. After the 7-bit or 10-bit address has been sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C\_STAT0 and then I2C\_STAT1.



- 5. Now I2C enters data transmission stage and hardware sets TBE bit because both the shift register and data register I2C\_DATA are empty. Software now writes the first byte data to I2C\_DATA register, but the TBE will not be cleared because the byte written in I2C\_DATA is moved to internal shift register immediately. The I2C begins to transmit data to I2C bus as soon as the shift register is not empty.
- 6. During the transmission of the first byte, software can write the second byte to I2C\_DATA, and this time TBE is cleared because neither I2C\_DATA nor shift register is empty.
- 7. Any time TBE is set, software can write a byte to I2C\_DATA as long as there is still data to be transmitted.
- 8. During the transmission of the second last byte, software writes the last data to I2C\_DATA to clear the TBE flag and doesn't care TBE anymore. So TBE will be asserted after the transmission of the byte and not be cleared until a STOP signal.
- After sending the last byte, I2C master sets BTC bit because both the shift register and I2C\_DATA are empty. Software should set the STOP bit to generate a STOP signal, then the I2C clears both TBE and BTC flags.






Figure 20-11. Programming model for master transmitting (10-bit address mode)

#### Programming model in master receiving mode

In master receiving mode, a master is responsible for generating NACK for the last byte reception and then sending a STOP signal on I2C bus. So, special attention should be paid to ensure the correct ending of data reception. Two solutions for master receiving are provided here for applications: Solution A and B. Solution A requires the software's quick response to I2C events, while Solution B doesn't.

#### Solution A

- First of all, enable I2C peripheral clock as well as configure clock related registers in I2C\_CTL1 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for START signal followed by address on I2C bus.
- 2. Software sets START bit requesting I2C to generate a START signal on I2C bus.
- 3. After sending a START signal, the I2C hardware sets the SBSEND bit in I2C\_STATO register and enters master mode. Now software should clear the SBSEND bit by reading I2C\_STATO and then writing a 7-bit address or header of a 10-bit address to I2C\_DATA. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address which has been sent is header of a 10-bit address, the hardware sets ADD10SEND bit after sending header and software should clear the ADD10SEND bit by




reading I2C\_STAT0 and writing 10-bit lower address to I2C\_DATA.

- 4. After the 7-bit or 10-bit address has been sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C\_STAT0 and then I2C\_STAT1. If the address is in 10-bit format, software should then set START bit again to generate a repeated START signal on I2C bus and SBSEND is set after the repeated START is sent out. Software should clear the SBSEND bit by reading I2C\_STAT0 and writing header to I2C\_DATA. Then the header is sent out to I2C bus, and ADDSEND is set again. Software should again clear ADDSEND by reading I2C\_STAT0 and then I2C\_STAT1.
- 5. As soon as the first byte is received, RBNE is set by hardware. Software now can read the first byte from I2C\_DATA and RBNE is cleared as well.
- 6. Any time RBNE is set, software can read a byte from I2C DATA.
- 7. After the second last byte (N-1) is received, the software should clear ACKEN bit and set STOP bit. These actions should complete before the end of the last byte's receiving to ensure that NACK will be sent for the last byte.
- 8. After the last byte is received, RBNE is set. Software reads the last byte. Since ACKEN has been cleared in the previous step, I2C doesn't send ACK for the last byte and it generates a STOP signal after the transmission of the last byte.

The above steps require byte number N>1. If N=1, Step 7 should be performed after Step 4 and completed before the end of the single byte's receiving.



Figure 20-12. Programming model for master receiving using Solution A (10-bit address mode)



#### **Solution B**

- First of all, enable I2C peripheral clock as well as configure clock related registers in I2C\_CTL1 to make sure correct I2C timing. After enabled and configured, I2C operates in its default slave state and waits for START signal followed by address on I2C bus.
- 2. Software sets START bit requesting I2C to generate a START signal on I2C bus.
- 3. After sending a START signal, the I2C hardware sets the SBSEND bit in I2C\_STATO register and enters master mode. Now software should clear the SBSEND bit by reading I2C\_STATO and then writing a 7-bit address or header of a 10-bit address to I2C\_DATA. I2C begins to send address or header to I2C bus as soon as SBSEND bit is cleared. If the address which has been sent is a header of 10-bit address, the hardware sets ADD10SEND bit after sending header and software should clear the ADD10SEND bit by reading I2C\_STATO and writing 10-bit lower address to I2C\_DATA.
- After the 7-bit or 10-bit address has been sent, the I2C hardware sets the ADDSEND bit and software should clear the ADDSEND bit by reading I2C\_STAT0 and then I2C\_STAT1.



If the address is in 10-bit format, software should then set START bit again to generate a repeated START signal on I2C bus and SBSEND is set after the repeated START is sent out. Software should clear the SBSEND bit by reading I2C\_STAT0 and writing header to I2C\_DATA. Then the header is sent out to I2C bus, and ADDSEND is set again. Software should again clear ADDSEND by reading I2C\_STAT0 and then I2C\_STAT1.

- 5. As soon as the first byte is received, RBNE is set by hardware. Software now can read the first byte from I2C\_DATA and RBNE is cleared as well.
- 6. Any time RBNE is set, software can read a byte from I2C\_DATA until the master receives N-3 bytes.

As shown in <u>Figure 20-13. Programming model for master receiving mode using</u> <u>solution B (10-bit address mode)</u>, the N-2 byte is not read out by software, so after the N-1 byte is received, both BTC and RBNE are asserted. The bus is stretched by master to prevent the reception of the last byte. Then software should clear ACKEN bit.

- 7. Software reads out N-2 byte, clearing BTC. After this, the N-1 byte is moved from shift register to I2C\_DATA and bus is released and begins to receive the last byte. Master doesn't send an ACK for the last byte because ACKEN is already cleared.
- 8. After the last byte is received, both BTC and RBNE are set again, and SCL is stretched low. Software sets STOP bit and master sends out a STOP signal on bus.
- Software reads the N-1 byte, clearing BTC. After this the last byte is moved from shift register to I2C\_DATA.
- 10. Software reads the last byte, clearing RBNE.

The above steps require that byte number N>2. N=1 and N=2 are similar:

#### N=1

In Step4, software should reset ACKEN bit before clearing ADDSEND bit and set STOP bit after clearing ADDSEND bit. Step 5 is the last step when N=1.


#### N=2

In Step 2, software should set POAP bit before setting START bit. In Step 4, software should reset ACKEN bit before clearing ADDSEND bit. In Step 5, software should wait until BTC is set and then set STOP bit and read I2C DATA twice.

Figure 20-13. Programming model for master receiving mode using solution B (10-bit



#### address mode)



#### 20.3.8. SCL line stretching

The SCL line stretching function is designed to avoid overflow error in reception and underflow error in transmission. As is shown in Programming Model, when the TBE and BTC bits are set in transmitting mode, the transmitter stretches the SCL line low until the transfer buffer register is filled with the next data to be transmitted. When the RBNE and BTC bits are set in receiving mode, the receiver stretches the SCL line low until the data in the transfer buffer is read out.



When works in slave mode, the SCL line stretching function can be disabled by setting the SS bit in the I2C\_CTL0 register. If this bit is set, the software is required to be quick enough to serve the TBE, RBNE and BTC status, otherwise, overflow or underflow situation might occur.

#### 20.3.9. Use DMA for data transfer

As is shown in Programming Model, each time TBE or RBNE is asserted, software should write or read a byte, this may cause CPU to be high overloaded. The DMA controller can be used to process TBE and RBNE flags: each time TBE or RBNE is asserted, DMA controller does a read or write operation automatically. It reduces the load on the CPU. See the DMA section for details on how to configure DMA.

The DMA request is enabled by the DMAON bit in the I2C\_CTL1 register. This bit should be set after clearing the ADDSEND status. If the SCL line stretching function is disabled for a slave device, the DMAON bit should be set before the ADDSEND event.

Refer to the specification of the DMA controller for the configuration method of a DMA stream. The DMA controller must be configured and enabled before the I2C transfer. When the configured number of bytes have been transferred, the DMA controller generates End of Transfer (EOT) interrupt. DMA will send an End of Transmission (EOT) signal to the I2C interface and generates a DMA full transfer finish interrupt.

When a master receives two or more bytes, the DMALST bit in the I2C\_CTL1 register should be set. The I2C master will send NACK after the last byte. The STOP bit can be set by software to generate a STOP signal in the ISR of the DMA full transfer finish interrupt.

When a master receives only one byte, the ACKEN bit must be cleared before clearing the ADDSEND status. Software can set the STOP bit to generate a STOP signal after clearing the ADDSEND status, or in the ISR of the DMA full transfer finish interrupt.

#### 20.3.10. Packet error checking

There is a CRC-8 calculator in I2C block to perform PEC (Packet Error Checking) for I2C data. The polynomial of the CRC is x8 + x2 + x + 1 which is compatible with the SMBus protocol. If enabled by setting PECEN bit, the PEC will calculate all the data transmitted through I2C including address. I2C is able to send out the PEC value after the last data byte or check the received PEC value with its calculated PEC using the PECTRANS bit. In DMA mode, the I2C will send or check PEC value automatically if PECEN bit and PECTRANS bit are set.

#### 20.3.11. SMBus support

The System Management Bus (abbreviated to SMBus or SMB) is a single-ended simple twowire bus for the purpose of lightweight communication. Most commonly it is found in computer motherboards for communication with power source for ON / OFF instructions. It is derived from I2C for communication with low-bandwidth devices on a motherboard, especially power



related chips such as a laptop's rechargeable battery subsystem (see Smart Battery Data).

#### **SMBus protocol**

Each message transmission on SMBus follows the format of one of the defined SMBus protocols. The SMBus protocols are a subset of the data transfer formats defined in the I2C specifications. I2C devices that can be accessed through one of the SMBus protocols are compatible with the SMBus specifications. I2C devices that do not adhere to these protocols cannot be accessed by standard methods as defined in the SMBus and Advanced Configuration and Power Management Interface (abbreviated to ACPI) specifications.

#### Address resolution protocol

The SMBus is realized based on I2C hardware and it uses I2C hardware addressing, but it adds the second-level software for building special systems. Additionally, its specifications include an Address Resolution Protocol that can make dynamic address allocations. Dynamic reconfiguration of the hardware and software allows bus devices to be 'hot-plugged' and used immediately, without restarting the system. The devices are recognized automatically and assigned unique addresses. This advantage results in a plug-and-play user interface. In this protocol there is a very useful distinction between a system host and all the other devices in the system, that is the host provides address assignment function.

#### Time-out feature

SMBus has a time-out feature which resets devices if a communication takes too long. This explains the minimum clock frequency is 10 kHz to prevent locking up the bus. I2C can be a 'DC' bus, which means that a slave device stretches the master clock when performing some routines while the master is accessing it. This will notify the master that the slave is busy but does not want to lose the communication. The slave device will continue the communication after its task is completed. There is no limit in the I2C bus protocol of how long this delay can be, whereas for a SMBus system, it would be limited to 35ms. SMBus protocol just assumes that if something takes too long, then it means that there is a problem on the bus and that all devices must reset in order to solve the problem. Slave devices are not allowed to hold the clock low too long.

#### Packet error checking

SMBus 2.0 and 1.1 allow Packet Error Checking (PEC). In that mode, a PEC byte is appended at the end of each transaction. The byte is a CRC-8 checksum of the entire message including the address and read/write bit. The polynomial used is x8+x2+x+1 (the CRC-8-ATM HEC algorithm, initialized to zero).

#### SMBus alert

The SMBus has an extra optional shared interrupt signal called SMBALERT# which can be used by slaves to tell the host to ask its slaves about events of interest. SMBus also defines



a less common "Host Notify Protocol", providing similar notifications which is based on the I2C multi-master mode but it can pass more data.

#### SMBus programming flow

The programming flow for SMBus is similar to normal I2C. In order to use SMBus mode, the application should configure several SMBus specific registers, respond to some SMBus specific flags and implement the upper protocols described in SMBus specification.

- 1. Before communication, SMBEN bit in I2C\_CTL0 should be set and SMBSEL and ARPEN bits should be configured to desired values.
- In order to support address resolution protocol (ARP) (ARPEN=1), the software should respond to HSTSMB flag in SMBus Host Mode (SMBSEL =1) or DEFSMB flag in SMBus Device Mode, and implement the function of ARP protocol.
- 3. In order to support SMBus Alert Mode, the software should respond to SMBALT flag and implement the related function.

### 20.3.12. SAM\_V support

To support the SAM\_V standard, two additional pins are added to the I2C module: txframe and rxframe. Txframe is an output pin, in master mode, it indicates the I2C is busy when it is asserted. Rxframe is an input pin that is supposed to be multiplexed together with the SMBALERT signal.

The SAM\_V mode is enabled by setting the SAMEN bit of the I2C\_SAMCS register. The status of the txframe and rxframe pin can be reflected by the RFR, RFF, TFR, TFF, RXF, and TXF flags of the I2C\_SAMCS register. I2C interrupts will be generated if the corresponding interrupt enable bits are set.

#### 20.3.13. Status, errors and interrupts

There are several status and error flags in I2C, and interrupts may be asserted from these flags by setting some register bits (refer to *Register definition* for detail).

Table 20-2. Event status flags

Event Flag Name	Description
SBSEND	START signal sent (master)
ADDSEND	Address sent or received
ADD10SEND	Header of 10-bit address sent
STPDET	STOP signal detected
BTC	Byte transmission completed
TBE	I2C_DATA is empty when transmitting
RBNE	I2C_DATA is not empty when receiving
RFR	SAM_V mode rxframe pin rising edge is detected



# GD32A490 User Manual

RFF	SAM_V mode rxframe pin falling edge is detected
TFR	SAM_V mode txframe pin rising edge is detected
TFF	SAM_V mode txframe pin falling edge is detected

### Table 20-3. Error flags

	·
Error Name	Description
BERR	Bus error
LOSTARB	Arbitration lost
OUERR	Over-run or under-run when SCL stretch is disabled.
AERR	No acknowledge received
PECERR	CRC value doesn't match
SMBTO	Bus timeout in SMBus mode
SMBALT	SMBus Alert



# 20.4. Register definition

I2C0 base address: 0x4000 5400

I2C1 base address: 0x4000 5800

I2C2 base address: 0x4000 5C00

### 20.4.1. Control register 0 (I2C\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SRESET	Reserved	SALT	PECTRA	POAP	ACKEN	STOP	START	SS	GCEN	PECEN	ARPEN	SMBSEL	Reserved	SMBEN	I2CEN
			NS							J					
DA/		rw.	F)A/	rw.	rw.	rw.	rw.	rw.	r)A/	rıa/	DA/	r)A/		rsa/	r)A/

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	SRESET	Software resets I2C, software should wait until the I2C lines are released to reset
		the I2C.
		0: I2C is not under reset
		1: I2C is under reset
14	Reserved	Must be kept at reset value.
13	SALT	SMBus Alert.
		Issue alert through SMBA pin.
		Software can set and clear this bit and hardware can clear this bit.
		0: Don't issue alert through SMBA pin
		1: Issue alert through SMBA pin
12	PECTRANS	PEC transfer
		Software sets and clears this bit while hardware clears this bit when PEC is
		transferred or START / STOP signal is detected or I2CEN=0.
		0: Don't transfer PEC value
		1: Transfer PEC value
11	POAP	Position of ACK and PEC when receiving
		This bit is set and cleared by software and cleared by hardware when I2CEN=0.
		0: ACKEN bit specifies whether to send ACK or NACK for the current byte that is



# GD32A490 User Manual

algabevice		GD32A490 OSEI Manuai
		being received. PECTRANS bit indicates that the current receiving byte is a PEC byte.  1: ACKEN bit specifies whether to send ACK or NACK for the next byte that is to be received, PECTRANS bit indicates the next byte that is to be received is a PEC byte.
10	ACKEN	Whether or not to send an ACK This bit is set and cleared by software and cleared by hardware when I2CEN=0. 0: ACK will not be sent 1: ACK will be sent
9	STOP	Generate a STOP signal on I2C bus  This bit is set and cleared by software and set by hardware when SMBus timeout and cleared by hardware when STOP signal is detected.  0: STOP will not be sent  1: STOP will be sent
8	START	Generate a START signal on I2C bus  This bit is set and cleared by software and cleared by hardware when a START signal is detected or I2CEN=0.  0: START will not be sent  1: START will be sent
7	SS	Whether to stretch SCL low when data is not ready in slave mode.  This bit is set and cleared by software.  0: SCL stretching is enabled  1: SCL stretching is disabled
6	GCEN	Whether or not to response to a General Call (0x00)  0: Slave won't respond to a General Call  1: Slave will respond to a General Call
5	PECEN	PEC calculation enable  0: PEC calculation disable  1: PEC calculation enable
4	ARPEN	ARP protocol enable in SMBus mode  0: ARP is disabled  1: ARP is enabled
3	SMBSEL	SMBus type selection 0: Device 1: Host
2	Reserved	Must be kept at reset value.
1	SMBEN	SMBus / I2C mode switch 0: I2C mode



1: SMBus mode

0 I2CEN I2C peripheral enable

0: I2C is disabled1: I2C is enabled

# 20.4.2. Control register 1 (I2C\_CTL1)

Address offset: 0x04

Reset value: 0x0000 0000

This register can be accessed by half-word(16-bit) or word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			DMALST	DMAON	BUFIE	EVIE	ERRIE	Rese	rved			I2CCL	K[5:0]		
			rw	rw	rw	rw	rw					rv	v		

Bits	Fields	Descriptions
31:13	Reserved	Must be kept at reset value.
12	DMALST	DMA last transfer configure
		0: Next DMA EOT is not the last transfer
		1: Next DMA EOT is the last transfer
11	DMAON	DMA mode switch
		0: DMA mode switched off
		1: DMA mode switched on
10	BUFIE	Buffer interrupt enable
		0: Buffer interrupt is disabled, TBE = 1 or RBNE = 1 when EVIE=1 will not generate
		an interrupt.
		1: Buffer interrupt is enabled, which means that interrupt will be generated when
		TBE = 1 or RBNE = 1 if EVIE=1.
9	EVIE	Event interrupt enable
		0: Event interrupt is disabled
		1: Event interrupt is enabled, which means that interrupt will be generated when
		SBSEND, ADDSEND, ADD10SEND, STPDET or BTC flag asserted or TBE=1 or
		RBNE=1 if BUFIE=1.
8	ERRIE	Error interrupt enable
		0: Error interrupt is disabled
		1: Error interrupt is enabled, which means that interrupt will be generated when
		BERR, LOSTARB, AERR, OUERR, PECERR, SMBTO or SMBALT flag is asserted.



7:6	Reserved	Must be kept at reset value.
5:0	I2CCLK[5:0]	I2C peripheral clock frequency
		I2CCLK[5:0] should be the frequency of input APB1 clock in MHz which is at least
		2.
		000000 - 000001: Not allowed
		000010 - 111100: 2 MHz~60MHz
		111101 - 111111: Not allowed due to the limitation of APB1 clock
		Note: In I2C standard mode, the frequencies of APB1 must be equal or greater than
		2MHz. In I2C fast mode, the frequencies of APB1 must be equal or greater than
		8MHz.

### 20.4.3. Slave address register 0 (I2C\_SADDR0)

Address offset: 0x08

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDFOR			Decembed			ADDDECC(0.0) ADDDECC(7.4)							ADDRES		
MAT	Reserved					ADDRE	ADDRESS[9:8] ADDRESS[7:1]							S0	
rw						r	w				rw				rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	ADDFORMAT	Address format for the I2C slave 0: 7-bit address 1: 10-bit address
14:10	Reserved	Must be kept at reset value.
9:8	ADDRESS[9:8]	Highest two bits of a 10-bit address
7:1	ADDRESS[7:1]	7-bit address or bits 7:1 of a 10-bit address
0	ADDRESS0	Bit 0 of a 10-bit address

### 20.4.4. Slave address register 1 (I2C\_SADDR1)

Address offset: 0x0C

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



### GD32A490 User Manual

							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved						AI	DDRESS2[7	<b>':1</b> ]			DUADEN
											rw				rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:1	ADDRESS2[7:1]	The second I2C address for the slave in Dual-Address mode
0	DUADEN	Dual-Address mode enable
		0: Dual-Address mode is disabled
		1: Dual-Address mode is enabled

### 20.4.5. Transfer buffer register (I2C\_DATA)

Address offset: 0x10

Reset value: 0x0000 0000

This register can be accessed by half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							TRB	[7:0]			

 Bits
 Fields
 Descriptions

 31:8
 Reserved
 Must be kept at reset value.

 7:0
 TRB[7:0]
 Transmission or reception data buffer

### 20.4.6. Transfer status register 0 (I2C\_STAT0)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	1/1	13	12	11	10	۵	8	7	6	5	1	3	2	1	0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMBALT	SMBTO	Reserved	PECERR	OUERR	AERR	LOSTAR B	BERR	TBE	RBNE	Reserved	STPDET	ADD10S END	втс	ADDSEN D	SBSEND
rc w0	rc w0		rc w0	rc w0	rc w0	rc w0	rc w0	r	r		r	r	r	r	r



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	SMBALT	SMBus Alert status  This bit is set by hardware and cleared by writing 0.  0: SMBA pin not pulled down (device mode) or no Alert detected (host mode)  1: SMBA pin pulled down and Alert address received (device mode) or Alert detected (host mode)
14	SMBTO	Timeout signal in SMBus mode This bit is set by hardware and cleared by writing 0. 0: No timeout error 1: Timeout event occurs (SCL is low for 25 ms)
13	Reserved	Must be kept at reset value.
12	PECERR	PEC error when receiving data  This bit is set by hardware and cleared by writing 0.  0: Received PEC matches the calculated PEC  1: Received PEC doesn't match the calculated PEC, I2C will send NACK careless of ACKEN bit.
11	OUERR	Over-run or under-run situation occurs in slave mode, when SCL stretching is disabled. In slave receiving mode, if the last byte in I2C_DATA is not read out while the following byte is already received, over-run occurs. In slave transmitting mode, if the current byte is already sent out, while the I2C_DATA is still empty, under-run occurs.  This bit is set by hardware and cleared by writing 0.  0: No over-run or under-run occurs.  1: Over-run or under-run occurs.
10	AERR	Acknowledge error This bit is set by hardware and cleared by writing 0. 0: No acknowledge error 1: Acknowledge error
9	LOSTARB	Arbitration lost in master mode  This bit is set by hardware and cleared by writing 0.  0: No arbitration lost  1: Arbitration lost occurs and the I2C block changes back to slave mode.
8	BERR	Bus error  A bus error occurs when an unexpected START or STOP signal on I2C bus.  This bit is set by hardware and cleared by writing 0.  0: No bus error  1: A bus error detected



# GD32A490 User Manual

_		
7	TBE	I2C_DATA is empty during transmitting  This bit is set by hardware after it moves a byte from I2C_DATA to shift register and cleared by writing a byte to I2C_DATA. If both the shift register and I2C_DATA are empty, writing I2C_DATA won't clear TBE (refer to Programming Model for detail).  0: I2C_DATA is not empty  1: I2C_DATA is empty, software can write
6	RBNE	I2C_DATA is not empty during receiving  This bit is set by hardware after it moves a byte from shift register to I2C_DATA and cleared by reading I2C_DATA. If both BTC and RBNE are asserted, reading I2C_DATA won't clear RBNE because the byte in shift register will be moved to I2C_DATA immediately.  0: I2C_DATA is empty  1: I2C_DATA is not empty, software can read
5	Reserved	Must be kept at reset value.
4	STPDET	STOP signal is detected in slave mode  This bit is set by hardware and cleared by reading I2C_STAT0 and then writing I2C_CTL0.  0: STOP signal not detected in slave mode  1: STOP signal detected in slave mode
3	ADD10SEND	Header of 10-bit address is sent in master mode  This bit is set by hardware and cleared by reading I2C_STAT0 and writing I2C_DATA.  0: No header of 10-bit address is sent in master mode  1: Header of 10-bit address is sent in master mode
2	BTC	Byte transmission is completed.  If a byte is already received in shift register but I2C_DATA is still full in receiving mode or a byte is already sent out from shift register but I2C_DATA is still empty in transmitting mode, the BTC flag is asserted if SCL stretching enabled.  This bit is set by hardware and cleared by 3 ways as follow:  1. Software clearing: reading I2C_STAT0 followed by reading or writing I2C_DATA  2. Hardware clearing: sending the STOP signal or START signal  3. Bit 0 (I2CEN bit) of the I2C_CTL0 is reset.  0: BTC not asserted  1: BTC asserted
1	ADDSEND	Address is sent and ACK is received in master mode or address is received and matches with its own address in slave mode.  This bit is set by hardware and cleared by reading I2C_STAT0 and reading I2C_STAT1.  O: In slave mode, no address is received or the received address does not match witih its own address. In master mode, no address is sent or address has been sent

but not received the ACK from slave.



1: In slave mode, address is received and matches with its own address. In master mode, address has been sent and receives the ACK from slave.

START signal is sent out in master mode


This bit is set by hardware and cleared by reading I2C\_STAT0 and writing I2C\_DATA.

O: No START signal sent

1: START signal sent

# 20.4.7. Transfer status register 1 (I2C\_STAT1)

Address offset: 0x18
Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:8	PECV[7:0]	Packet Error Checking value that calculated by hardware when PEC is enabled.
7	DUMODF	Dual flag in slave mode indicates which address matches with the address in Dual-Address mode
		This bit is cleared by hardware after a STOP or a START signal or I2CEN=0
		0: The address matches with SADDR0 address
		1: The address matches with SADDR1 address
6	HSTSMB	SMBus host header detected in slave mode
		This bit is cleared by hardware after a STOP or a START signal or I2CEN=0
		0: No SMBus host header is detected
		1: SMBus host header is detected
5	DEFSMB	Default address of SMBus device
		This bit is cleared by hardware after a STOP or a START signal or I2CEN=0.
		0: The default address has not been received for SMBus device
		1: The default address has been received for SMBus device
4	RXGC	General call address (0x00) received.
		This bit is cleared by hardware after a STOP or a START signal or I2CEN=0.
		0: No general call address received
		1: General call address received



3	Reserved	Must be kept at reset value.
2	TR	Transmitter or receiver
		This bit indicates whether the I2C is a transmitter or a receiver. It is cleared by
		hardware after a STOP or a START signal or I2CEN=0 or LOSTARB=1.
		0: Receiver
		1: Transmitter
1	I2CBSY	Busy flag
		This bit is cleared by hardware after a STOP signal
		0: No I2C communication.
		1: I2C communication active.
0	MASTER	A flag indicating whether I2C block is in master or slave mode.
		This bit is set by hardware when a START signal generates.
		This bit is cleared by hardware after a STOP signal or I2CEN=0 or LOSTARB=1.
		0: Slave mode
		1: Master mode

# 20.4.8. Clock configure register (I2C\_CKCFG)

Address offset: 0x1C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAST	DTCY	Rese	erved						CLKC	[11:0]					
rw/	rw								-	W					

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	FAST	I2C speed selection in master mode
		0: Standard speed
		1: Fast speed
14	DTCY	Duty cycle in fast mode
		0: T <sub>low</sub> /T <sub>high</sub> =2
		1: T <sub>low</sub> /T <sub>high</sub> =16/9
13:12	Reserved	Must be kept at reset value.
11:0	CLKC[11:0]	I2C clock control in master mode
		In standard speed mode: T <sub>high</sub> =T <sub>low</sub> =CLKC*T <sub>PCLK1</sub>



In fast speed mode if DTCY=0:

T<sub>high</sub>=CLKC\*T<sub>PCLK1</sub>, T<sub>low</sub>=2\*CLKC\*T<sub>PCLK1</sub>

In fast speed mode if DTCY=1:

T<sub>high</sub>=9\*CLKC\*T<sub>PCLK1</sub>, T<sub>low</sub>=16\*CLKC\*T<sub>PCLK1</sub>


**Note:** If DTCY is 0, when PCLK1 is an integral multiple of 3, the baud rate will be more accurate. If DTCY is 1, when PCLK1 is an integral multiple of 25, the baud rate will be more accurate.

### 20.4.9. Rise time register (I2C\_RT)

Address offset: 0x20

Reset value: 0x0000 0002

This register can be accessed by half-word (16-bit) or word (32-bit).



rw

Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5:0	RISETIME[5:0]	Maximum rise time in master mode
		The RISETIME value should be the maximum SCL rise time incremented by 1.

### 20.4.10. SAM control and status register (I2C\_SAMCS)

Address offset: 0x80

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RFR	RFF	TFR	TFF	Reserved		RXF	TXF	RFRIE	RFFIE	TFRIE	TFFIE	Reserved		STOEN	SAMEN
rc w0	rc w0	rc w0	rc w0			r	r	rw	rw	rw	rw			rw	rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	RFR	Rxframe rise flag, cleared by software by writing 0



# GD32A490 User Manual

RFF	Defends followed and burnething of
	Rxframe fall flag, cleared by software by writing 0
TFR	Txframe rise flag, cleared by software by writing 0
TFF	Txframe fall flag, cleared by software by writing 0
Reserved	Must be kept at reset value.
RXF	Level of rxframe signal
TXF	Level of txframe signal
RFRIE	Rxframe rise interrupt enable
	0: Rxframe rise interrupt disabled
	1: Rxframe rise interrupt enabled
RFFIE	Rxframe fall interrupt enable
	0: Rxframe fall interrupt disabled
	1: Rxframe fall interrupt enabled
TFRIE	Txframe rise interrupt enable
	0: Txframe rise interrupt disabled
	1: Txframe rise interrupt enabled
TFFIE	Txframe fall interrupt enable
	0: Txframe fall interrupt disabled
	1: Txframe fall interrupt enabled
Reserved	Must be kept at reset value.
STOEN	SAM_V interface timeout detect enable
	0: SAM_V interface timeout detect disabled
	1: SAM_V interface timeout detect enabled
SAMEN	SAM_V interface enable
	0: SAM_V interface disabled
	1: SAM_V interface enabled
	TFR TFF Reserved RXF TXF RFRIE  RFFIE  TFRIE  TFRIE  Reserved STOEN



# 21. Serial peripheral interface/Inter-IC sound (SPI/I2S)

#### 21.1. Overview

The SPI/I2S module can communicate with external devices using the SPI protocol or the I2S audio protocol.

The Serial Peripheral Interface (SPI) provides a SPI protocol of data transmission and reception function in master or slave mode. Both full-duplex and simplex communication modes are supported, with hardware CRC calculation and checking. Quad-SPI master mode is also supported in SPI5.

The inter-IC sound (I2S) supports four audio standards: I2S Phillips standard, MSB justified standard, LSB justified standard, and PCM standard. I2S works at either master or slave mode for transmission and reception. (By using two extra I2S modules called I2S1\_ADD and I2S2\_ADD, I2S full duplex mode is also supported in SPI1 and SPI2.)

#### 21.2. Characteristics

#### 21.2.1. SPI characteristics

- Master or slave operation with full-duplex or simplex mode
- Separate transmit and receive buffer, 16 bits wide
- Data frame size can be 8 or 16 bits
- Bit order can be LSB first or MSB first
- Software and hardware NSS management
- Hardware CRC calculation, transmission and checking
- Transmission and reception using DMA
- SPI TI mode supported
- Quad-SPI configuration available in master mode(only in SPI5)

#### 21.2.2. I2S characteristics


- Master or slave operation with transmission or reception mode
- Master or slave operation with full-duplex mode(only in SPI1 and SPI2)
- Four I2S standards supported: Phillips, MSB justified, LSB justified and PCM standard
- Data length can be 16 bits, 24 bits or 32 bits
- Channel length can be 16 bits or 32 bits
- Transmission and reception using a 16 bits wide buffer
- Audio sample frequency can be 8 kHz to 192 kHz using I2S clock divider
- Programmable idle state clock polarity
- Master clock (MCK) can be output



Transmission and reception using DMA

# 21.3. SPI block diagram

Figure 21-1. Block diagram of SPI



# 21.4. SPI signal description

## 21.4.1. Normal configuration (Not Quad-SPI Mode)

Table 21-1. SPI signal description

Pin Name	Direction	Description		
001/		Master: SPI Clock Output		
SCK	I/O	Slave: SPI Clock Input		
		Master: Data reception line		
		Slave: Data transmission line		
MISO	I/O	Master with Bidirectional mode: Not used		
		Slave with Bidirectional mode: Data transmission and		
		reception Line.		
	I/O	Master: Data transmission line		
		Slave: Data reception line		
MOSI		Master with Bidirectional mode: Data transmission and		
		reception Line.		
		Slave with Bidirectional mode: Not used		
		Software NSS mode: not used		
NSS	1/0	Master in hardware NSS mode: when NSSDRV=1, it is NSS		
1133	I/O	output, suitable for single master application; when		
		NSSDRV=0, it is NSS input, suitable for multi-master		



	application.
	Slave in hardware NSS mode: NSS input, as a chip select
	signal for slave.

### 21.4.2. Quad-SPI configuration

SPI is in single wire mode by default and enters into Quad-SPI mode after QMOD bit in SPI\_QCTL register is set (only available in SPI5). Quad-SPI mode can only work at master mode.

Software is able to drive IO2 and IO3 pins high in normal Non-Quad-SPI mode by using IO23\_DRV bit in SPI\_QCTL register.

The SPI is connected to external devices through 6 pins in Quad-SPI mode:

Table 21-2. Quad-SPI signal description

Pin Name	Direction	Description		
SCK	0	SPI Clock Output		
MOSI	1/0	Transmission/Reception data 0		
MISO	1/0	Transmission/Reception data 1		
IO2	1/0	Transmission/Reception data 2		
IO3	1/0	Transmission/Reception data 3		
NSS	0	NSS output		

### 21.5. SPI function overview

### 21.5.1. SPI clock timing and data format

CKPL and CKPH bits in SPI\_CTL0 register decide the timing of SPI clock and data signal. The CKPL bit decides the SCK level when idle and CKPH bit decides either first or second clock edge is a valid sampling edge. These bits take no effect in TI mode.







Figure 21-2. SPI timing diagram in normal mode

Figure 21-3. SPI timing diagram in Quad-SPI mode (CKPL=1, CKPH=1, LF=0)



In normal mode, the length of data is configured by the FF16 bit in the SPI\_CTL0 register. Data length is 16 bits if FF16=1, otherwise is 8 bits. The data frame length is fixed to 8 bits in Quad-SPI mode.

Data order is configured by LF bit in SPI\_CTL0 register, and SPI will first send the LSB if LF=1, or the MSB if LF=0. The data order is fixed to MSB first in TI mode.

#### 21.5.2. NSS function

### **Slave Mode**

When slave mode is configured (MSTMOD = 0), SPI gets NSS level from NSS pin in hardware NSS mode (SWNSSEN = 0) or from SWNSS bit in software NSS mode (SWNSSEN = 1) and transmits/receives data only when NSS level is low. In software NSS mode, NSS pin is not used.



Table 21-3. NSS function in slave mod

Mode	Register configuration	Description	
Slave hardware NSS mode	MSTMOD = 0 SWNSSEN = 0	SPI slave gets NSS level from NSS pin.	
		SPI slave NSS level is determined by	
Slave software NSS mode	MSTMOD = 0	the SWNSS bit.	
Slave software NSS mode	SWNSSEN = 1	SWNSS = 0: NSS level is low	
		SWNSS = 1: NSS level is high	

#### Master mode

In master mode (MSTMOD=1) if the application uses multi-master connection, NSS can be configured to hardware input mode (SWNSSEN=0, NSSDRV=0) or software mode (SWNSSEN=1). Then, once the NSS pin (in hardware NSS mode) or the SWNSS bit (in software NSS mode) goes low, the SPI automatically enters to slave mode and triggers a master fault flag CONFERR.

If the application wants to use NSS line to control the SPI slave, NSS should be configured to hardware output mode (SWNSSEN=0, NSSDRV=1). NSS stays high after SPI is enabled and goes low when transmission or reception process begins.

The application may also use a general purpose IO as NSS pin to realize more flexible NSS.

Table 21-4. NSS function in master mod

Mode	Register configuration	Description
Master hardware NSS output mode	MSTMOD = 1 SWNSSEN = 0 NSSDRV=1	Applicable to single-master mode. The master uses the NSS pin to control the SPI slave device. At this time, the NSS is configured as the hardware output mode. NSS goes low after enabling SPI.
Master hardware NSS input mode	MSTMOD = 1 SWNSSEN = 0 NSSDRV=0	Applicable to multi-master mode. At this time, NSS is configured as hardware input mode. Once the NSS pin is pulled low, SPI will automatically enter slave mode, and a master configuration error will occur and the CONFERR bit will be set to 1.
Master software NSS mode	MSTMOD = 1 SWNSSEN = 1 SWNSS = 0 NSSDRV: Don't care  MSTMOD = 1	Applicable to multi-master mode. Once SWNSS = 0, SPI will automatically enter slave mode, and a master configuration error will occur and the CONFERR bit will be 1.  The slave can use hardware or



Mode	Register configuration	Description
	SWNSSEN = 1	software NSS mode.
	SWNSS = 1	
	NSSDRV: Don't care	

# 21.5.3. SPI operation modes

Table 21-5. SPI operation modes

Mode	Description	Register Configuration	Data Pin Usage
		MSTMOD = 1	
MFD	Mastan Full Dunlau	RO = 0	MOSI: Transmission
	Master Full-Duplex	BDEN = 0	MISO: Reception
		BDOEN: Don't care	
		MSTMOD = 1	
MTU	Master Transmission with	RO = 0	MOSI: Transmission
IVITO	unidirectional connection	BDEN = 0	MISO: Not used
		BDOEN: Don't care	
		MSTMOD = 1	
MDII	Master Reception with	RO = 1	MOSI: Not used
MRU	unidirectional connection	BDEN = 0	MISO: Reception
		BDOEN: Don't care	
		MSTMOD = 1	
MTB	Master Transmission with	RO = 0	MOSI: Transmission
IVIID	bidirectional connection	BDEN = 1	MISO: Not used
		BDOEN = 1	
		MSTMOD = 1	
MRB	Master Reception with	RO = 0	MOSI: Reception
IVIKD	bidirectional connection	BDEN = 1	MISO: Not used
		BDOEN = 0	
		MSTMOD = 0	
SFD	Slave Full Dupley	RO = 0	MOSI : Reception
SFD	Slave Full-Duplex	BDEN = 0	MISO: Transmission
		BDOEN: Don't care	
		MSTMOD = 0	
STU	Slave Transmission with	RO = 0	MOSI: Not used
310	unidirectional connection	BDEN = 0	MISO: Transmission
		BDOEN: Don't care	
		MSTMOD = 0	
SRU	Slave Reception with	RO = 1	MOSI: Reception
SKU	unidirectional connection	BDEN = 0	MISO: Not used
		BDOEN: Don't care	
CTD.	Slave Transmission with	MSTMOD = 0	MOSI: Not used
STB	bidirectional connection	RO = 0	MISO: Transmission



Mode	Description	Register Configuration	Data Pin Usage
		BDEN = 1	
		BDOEN = 1	
		MSTMOD = 0	
CDD	Slave Reception with	RO = 0	MOSI: Not used
SRB	bidirectional connection	BDEN = 1	MISO: Reception
		BDOEN = 0	

Figure 21-4. A typical Full-duplex connection




Figure 21-5. A typical simplex connection (Master: Receive, Slave: Transmit)




Figure 21-6. A typical simplex connection (Master: Transmit only, Slave: Receive)







Figure 21-7. A typical bidirectional connection



### SPI initialization sequence

Before transmiting or receiving data, application should follow the SPI initialization sequence described below:

- If master mode or slave TI mode is used, program the PSC[2:0] bits in SPI\_CTL0 register
  to generate SCK with desired baud rate or configure the Td time in TI mode, otherwise,
  ignore this step.
- Program data format (FF16 bit in the SPI\_CTL0 register).
- 3. Program the clock timing register (CKPL and CKPH bits in the SPI\_CTL0 register).
- 4. Program the frame format (LF bit in the SPI CTL0 register).
- Program the NSS mode (SWNSSEN and NSSDRV bits in the SPI\_CTL0 register) according to the application's demand as described above in <u>NSS function</u> section.
- 6. If TI mode is used, set TMOD bit in SPI\_CTL1 register, otherwise, ignore this step.
- 7. Configure MSTMOD, RO, BDEN and BDOEN depending on the operation modes described in *Table 21-5. SPI operation modes*.
- 8. If Quad-SPI mode is used, set the QMOD bit in SPI\_QCTL register. Ignore this step if Quad-SPI mode is not used.
- 9. Enable the SPI (set the SPIEN bit).

**Note:** During communication, CKPH, CKPL, MSTMOD, PSC[2:0] and LF bits should not be changed.

### SPI basic transmission and reception sequence

#### Transmission sequence

After the initialization sequence, the SPI is enabled and stays at idle state. In master mode, the transmission starts when the application writes a data into the transmit buffer. In slave mode the transmission starts when SCK clock signal begins to toggle at SCK pin and NSS level is low, so application should ensure that data is already written into transmit buffer before the transmission starts in slave mode.

When SPI begins to send a data frame, it first loads this data frame from the data buffer to the shift register and then begins to transmit the loaded data frame, TBE (transmit buffer empty) flag is set after the first bit of this frame is transmited. After TBE flag is set, which



means the transmit buffer is empty, the application should write SPI\_DATA register again if it has more data to transmit.

In master mode, software should write the next data into SPI\_DATA register before the transmission of current data frame is completed if it desires to generate continuous transmission.

#### Reception sequence

The incoming data will be moved from shift register to the receive buffer after the last valid sample clock and also, RBNE (receive buffer not empty) will be set. The application should read SPI\_DATA register to get the received data and this will clear the RBNE flag automatically. In MRU and MRB modes, hardware continuously sends clock signal to receive the next data frame, while in full-duplex master mode (MFD), hardware only receives the next data frame when the transmit buffer is not empty.

### SPI operation sequence in different modes (Not Quad-SPI or TI mode)

In full-duplex mode, either MFD or SFD, application should monitor the RBNE and TBE flags and follow the sequences described above.

The transmission mode (MTU, MTB, STU or STB) is similar to full-duplex mode, except that application should ignore the RBNE and OVRE flags and only perform transmission sequence described above.

In master reception mode (MRU or MRB), the behavior is different from full-duplex mode or transmission mode. In MRU or MRB mode, the SPI continuously generates SCK just after SPI is enabled, until the SPI is disabled. So the application should ignore the TBE flag and read out reception buffer in time after the RBNE flag is set, otherwise a data overrun fault will occur.

The slave reception mode (SRU or SRB) is similar to full-duplex mode, except that application should ignore the TBE flag and only perform reception sequence described above.

#### SPI TI mode


SPI TI mode takes NSS as a special frame header flag signal and its operation sequence is similar to normal mode described above. The modes described above (MFD, MTU, MRU, MTB, MRB, SFD, STU, SRU, STB and SRB) are still supported in TI mode. While, in TI mode the CKPL and CKPH bits in SPI\_CTL0 registers take no effect and the SCK sample edge is falling edge.



SCK | Sample | SCK | School | School

Figure 21-8. Timing diagram of TI master mode with discontinuous transfer

Figure 21-9. Timing diagram of TI master mode with continuous transfer



In master TI mode, SPI can perform continuous or non-continuous transfer. If the master writes SPI\_DATA register fast enough, the transfer is continuous, otherwise non-continuous. In non-continuous transfer there is an extra header clock cycle before each byte. While in continuous transfer, the extra header clock cycle only exists before the first byte and the following bytes' header clock is overlaid at the last bit of pervious bytes.

SCK

NSS

D[7] \ D[6] \ D[5] \ D[4] \ D[3] \ D[2] \ D[1] \ D[0]

MISO

D[7] \ D[6] \ D[5] \ D[4] \ D[3] \ D[2] \ D[1] \ D[1] \ D[0]

Figure 21-10. Timing diagram of TI slave mode

In Slave TI mode, after the last rising edge of SCK in transfer, the slave begins to transmit the LSB bit of the last data byte, and after a half-bit time, the master begins to sample the line. To make sure that the master samples the right value, the slave should continue to drive this bit after the falling sample edge of SCK for a period of time before releasing the pin. This time is called  $T_d$ .  $T_d$  is decided by PSC[2:0] bits in SPI\_CTL0 register.



$$T_{d} = \frac{T_{bit}}{2} + 5 T_{pclk}$$
 (21-1)

For example, if PSC[2:0] = 010,  $T_d$  is 9\*Tpclk.

In slave mode, the slave also monitors the NSS signal and sets an error flag FE if it detects an incorrect NSS behavior, for example: toggles at the middle bit of a byte.

#### **Quad-SPI** mode operation sequence

The Quad-SPI mode is designed to control quad SPI flash.

In order to enter Quad-SPI mode, the software should first verify that the TBE bit is set and TRANS bit is cleared, then set QMOD bit in SPI\_QCTL register. In Quad-SPI mode, BDEN, BDOEN, CRCEN, CRCNT, FF16, RO and LF in SPI\_CTL0 register should be kept cleared and MSTMOD should be set to ensure that SPI is in master mode. SPIEN, PSC, CKPL and CKPH should be configured as desired.

There are 2 operation modes in Quad-SPI mode: quad write and quad read, decided by QRD bit in SPI QCTL register.


#### Quad write operation

SPI works in quad write mode when QMOD is set and QRD is cleared in SPI\_QCTL register. In this mode, MOSI, MISO, IO2 and IO3 are all used as output pins. SPI begins to generate clock on SCK line and transmit data on MOSI, MISO, IO2 and IO3 as soon as data is written into SPI\_DATA (TBE is cleared) and SPIEN is set. Once SPI starts transmission, it always checks TBE status at the end of a frame and stops when condition is not met.

The operation flow for transmitting in quad mode:

- 1. Configure clock prescaler, clock polarity, phase, etc. in SPI\_CTL0 and SPI\_CTL1 based on your application requirements.
- 2. Set QMOD bit in SPI\_QCTL register and then enable SPI by setting SPIEN in SPI\_CTL0.
- 3. Write the byte to SPI\_DATA register and the TBE will be cleared.
- 4. Wait until TBE is set by hardware again before writing the next byte.

Figure 21-11. Timing diagram of quad write operation in Quad-SPI mode





### **Quad read operation**

SPI works in quad read mode when QMOD and QRD are both set in SPI\_QCTL register. In this mode, MOSI, MISO, IO2 and IO3 are all used as input pins. SPI begins to generate clock on SCK line as soon as a data is written into SPI\_DATA (TBE is cleared) and SPIEN is set. Writing data into SPI\_DATA is only to generate SCK clocks, so the written data can be any value. Once SPI starts transmission, it always checks SPIEN and TBE status at the end of a frame and stops when condition is not met. So, software should always write dummy data into SPI\_DATA to make SPI generate SCK.

The operation flow for receiving in quad mode:

- 1. Configure clock prescaler, clock polarity, phase, etc. in SPI\_CTL0 and SPI\_CTL1 register based on your application requirements.
- 2. Set QMOD and QRD bits in SPI\_QCTL register and then enable SPI by setting SPIEN in SPI\_CTL0 register.
- 3. Write an arbitrary byte (for example, 0xFF) to SPI\_DATA register.
- 4. Wait until the RBNE flag is set and read SPI\_DATA to get the received byte.
- 5. Write an arbitrary byte (for example, 0xFF) to SPI\_DATA to receive the next byte.




Figure 21-12. Timing diagram of quad read operation in Quad-SPI mode

### SPI disabling sequence

Different sequences are used to disable the SPI in different operation modes:

#### MFD SFD

Wait for the last RBNE flag and then receive the last data. Confirm that TBE=1 and TRANS=0. At last, disable the SPI by clearing SPIEN bit.

#### MTU MTB STU STB

Write the last data into SPI\_DATA and wait until the TBE flag is set and then wait until the TRANS flag is cleared. Disable the SPI by clearing SPIEN bit.



#### **MRU MRB**

After getting the second last RBNE flag, read out this data and delay for a SCK clock time and then, disable the SPI by clearing SPIEN bit. Wait until the last RBNE flag is set and read out the last data.

#### **SRU SRB**

Application can disable the SPI when it doesn't want to receive data, and then wait until the TRANS=0 to ensure the on-going transfer completes.

#### TI mode

The disabling sequence of TI mode is the same as the sequences described above.

#### Quad-SPI mode

Before leaving quad wire mode or disabling SPI, software should first check that, TBE bit is set and TRANS bit is cleared, then the QMOD bit in SPI\_QCTL register and SPIEN bit in SPI\_CTL0 register are cleared.

#### 21.5.4. DMA function

The DMA function frees the application from data writing and reading process during transfer, thus improve the system efficiency.

DMA function in SPI is enabled by setting DMATEN and DMAREN bits in SPI\_CTL1 register. To use DMA function, application should first correctly configure DMA modules, then configure SPI module according to the initialization sequence, at last enable SPI.

After being enabled, If DMATEN is set, SPI will generate a DMA request each time TBE=1, then DMA will acknowledge to this request and write data into the SPI\_DATA register automatically. If DMAREN is set, SPI will generate a DMA request each time RBNE=1, then DMA will acknowledge to this request and read data from the SPI\_DATA register automatically.

#### 21.5.5. CRC function

There are two CRC calculators in SPI: one for transmission and the other for reception. The CRC calculation uses the polynomial in SPI\_CRCPOLY register.

Application can switch on the CRC function by setting CRCEN bit in SPI\_CTL0 register. The CRC calculators continuously calculate CRC for each bit transmitted and received on lines, and the calculated CRC values can be read from SPI\_TCRC and SPI\_RCRC register.

To transmit the calculated CRC value, application should set the CRCNT bit in SPI\_CTL0 register after the last data is written to the transmit buffer. In full-duplex mode (MFD or SFD) the SPI treats the incoming data as a CRC value when it transmits a CRC and will check the received CRC value. In reception mode (MRB, MRU, SRU and SRB), the application should set the CRCNT bit after the second-last data frame is received. When CRC checking fails, the CRCERR flag will be set.



If DMA function is enabled, application doesn't need to operate CRCNT bit and hardware will automatically process the CRC transmitting and checking.

**Note:** When SPI is in slave mode and CRC function is enable, the CRC calculator is sensitive to input SCK clock whether SPI is enable or not. The software must enable CRC only when the clock is stable to avoid wrong CRC calculation. And when SPI works as a slave, the NSS internal signal needs to be kept low between the data phase and CRC phase.

# 21.6. SPI interrupts

### 21.6.1. Status flags

### Transmit buffer empty flag (TBE)

This bit is set when the transmit buffer is empty, the software can write the next data to the transmit buffer by writing the SPI DATA register.

### ■ Receive buffer not empty flag (RBNE)

This bit is set when receive buffer is not empty, which means that one data is received and stored in the receive buffer, and software can read the data by reading the SPI DATA register.

### ■ SPI Transmitting On-Going flag (TRANS)

TRANS is a status flag to indicate whether the transfer is on-going or not. It is set and cleared by internal hardware and not controlled by software. This flag doesn't generate any interrupt.

#### 21.6.2. Error conditions

### ■ Configuration Fault Error (CONFERR)

CONFERR is an error flag in master mode. In NSS hardware mode and the NSSDRV is not enabled, the CONFERR is set when the NSS pin is pulled low. In NSS software mode, the CONFERR is set when the SWNSS bit is 0. When the CONFERR is set, the SPIEN bit and the MSTMOD bit are cleared by hardware, the SPI is disabled and the device is forced into slave mode.

The SPIEN and MSTMOD bit are write protection until the CONFERR is cleared. The CONFERR bit of the slave cannot be set. In a multi-master configuration, the device can be in slave mode with CONFERR bit set, which means there might have been a multi-master conflict for system control.

### Rx Overrun Error (RXORERR)

The RXORERR bit is set if a data is received when the RBNE is set. That means, the last data has not been read out and the newly incoming data is received. The receive buffer contents won't be covered with the newly incoming data, so the newly incoming data is lost.

### **■** Format Error (FERR)



In slave TI mode, the slave also monitors the NSS signal and set an error flag if it detects an incorrect NSS behavior, for example: toggles at the middle bit of a byte.

### ■ CRC Error (CRCERR)


When the CRCEN bit is set, the CRC value received in the SPI\_RCRC register will be compared with the CRC value received immediately after the last frame of data. The CRCERR will set when they are different.

Table 21-6. SPI interrupt requests

Flag	Description	Clear Method	interrupt enable bit	
TBE	Transmit buffer empty	Write SPI_DATA register.	TBEIE	
RBNE	Receive buffer not empty	Read SPI_DATA register	RBNEIE	
		Read or write SPI_STAT		
CONFERR	Configuration Fault Error	register, then write SPI_CTL0		
		register.		
RXORERR	Rx Overrun Error	Read SPI_DATA register, then read	ERRIE	
KAOKEKK	NX Overruit Ellor	SPI_STAT register.		
CRCERR CRC error		Write 0 to CRCERR bit		
FERR	TI Mode Format Error	Write 0 to FERR bit		

# 21.7. I2S block diagram

Figure 21-13. Block diagram of I2S



There are five sub modules to support I2S function, including control registers, clock generator, master control logic, slave control logic and shift register. All the user configuration registers are implemented in the control registers module, including the TX buffer and RX buffer. The clock generator is used to produce I2S communication clock in master mode. The master control logic is implemented to generate the I2S WS signal and control the communication



in master mode. The slave control logic is implemented to control the communication in slave mode according to the received I2SCK and I2S\_WS. The shift register handles the serial data transmission and reception on I2S\_SD.

# 21.8. I2S signal description

There are four pins on the I2S interface, including I2S\_CK, I2S\_WS, I2S\_SD and I2S\_MCK. I2S\_CK is the serial clock signal, which shares the same pin with SPI\_SCK. I2S\_WS is the frame control signal, which shares the same pin with SPI\_NSS. I2S\_SD is the serial data signal, which shares the same pin with SPI\_MOSI. I2S\_MCK is the master clock signal. In SPI0, SPI3 and SPI4, MCK shares the same pin with SPI\_MISO. In SPI1 and SPI2, MCK has a dedicated pin. MCK is an optional signal for I2S interface. It produces a frequency rate equal to 256 x Fs, and Fs is the audio sampling frequency.

### 21.9. I2S function overview

### 21.9.1. I2S audio standards

The I2S audio standard is selected by the I2SSTD bits in the SPI\_I2SCTL register. Four audio standards are supported, including I2S Phillips standard, MSB justified standard, LSB justified standard, and PCM standard. All standards except PCM handle audio data time-multiplexed on two channels (the left channel and the right channel). For these standards, the I2S\_WS signal indicates the channel side. For PCM standard, the I2S\_WS signal indicates frame synchronization information.

The data length and the channel length are configured by the DTLEN bits and CHLEN bit in the SPI\_I2SCTL register. Since the channel length must be greater than or equal to the data length, four packet types are available. They are 16-bit data packed in 16-bit frame, 16-bit data packed in 32-bit frame, 24-bit data packed in 32-bit frame, and 32-bit data packed in 32-bit frame. The data buffer for transmission and reception is 16-bit wide. In the case that the data length is 24 bits or 32 bits, two write or read operations to or from the SPI\_DATA register are needed to complete a frame. In the case that the data length is 16 bits, only one write or read operation to or from the SPI\_DATA register is needed to complete a frame. When using 16-bit data packed in 32-bit frame, 16-bit 0 is inserted by hardware automatically to extend the data to 32-bit format.

For all standards and packet types, the most significant bit (MSB) is always sent first. For all standards based on two channels time-multiplexed, the channel left is always sent first followed by the channel right.

#### **I2S Phillips standard**

For I2S Phillips standard, I2S\_WS and I2S\_SD are updated on the falling edge of I2S\_CK, and I2S\_WS becomes valid one clock before the data. The timing diagrams for each



configuration are shown below.

Figure 21-14. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)





Figure 21-15. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)



When the packet type is 16-bit data packed in 16-bit frame, only one write or read operation to or from the SPI\_DATA register is needed to complete the transmission of a frame.

Figure 21-16. I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)





Figure 21-17. I2S Phillips standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)



When the packet type is 32-bit data packed in 32-bit frame, two write or read operations to or from the SPI\_DATA register are needed to complete the transmission of a frame. In transmission mode, if a 32-bit data is going to be sent, the first data written to the SPI\_DATA register should be the higher 16 bits, and the second one should be the lower 16 bits. In reception mode, if a 32-bit data is received, the first data read from the SPI\_DATA register should be higher 16 bits, and the second one should be the lower 16 bits.

Figure 21-18. I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)





Figure 21-19. I2S Phillips standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)



When the packet type is 24-bit data packed in 32-bit frame, two write or read operations to or from the SPI\_DATA register are needed to complete a frame. In transmission mode, if a 24-bit data D[23:0] is going to be sent, the first data written to the SPI\_DATA register should be the higher 16 bits: D[23:8], and the second one should be a 16-bit data. The higher 8 bits of this 16-bit data should be D[7:0] and the lower 8 bits can be any value. In reception mode, if a 24-bit data D[23:0] is received, the first data read from the SPI\_DATA register is D[23:8], and the second one is a 16-bit data. The higher 8 bits of this 16-bit data are D[7:0] and the lower 8 bits are zeros.

Figure 21-20. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 21-21. I2S Phillips standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)




When the packet type is 16-bit data packed in 32-bit frame, only one write or read operation to or from the SPI\_DATA register is needed to complete the transmission of a frame. The remaining 16 bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

### MSB justified standard


For MSB justified standard, I2S\_WS and I2S\_SD are updated on the falling edge of I2S\_CK. The SPI\_DATA register is handled in the exactly same way as that for I2S Phillips standard. The timing diagrams for each configuration are shown below.

Figure 21-22. MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=0)





### Figure 21-23. MSB justified standard timing diagram (DTLEN=00, CHLEN=0, CKPL=1)



### Figure 21-24. MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 21-25. MSB justified standard timing diagram (DTLEN=10, CHLEN=1, CKPL=1)




Figure 21-26. MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)




Figure 21-27. MSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)




Figure 21-28. MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 21-29. MSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



### LSB justified standard

For LSB justified standard, I2S\_WS and I2S\_SD are updated on the falling edge of I2S\_CK. In the case that the channel length is equal to the data length, LSB justified standard and MSB justified standard are exactly the same. In the case that the channel length is greater than the data length, the valid data is aligned to LSB for LSB justified standard while the valid data is aligned to MSB for MSB justified standard. The timing diagrams for the cases that the channel length is greater than the data length are shown below.

Figure 21-30. LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=0)





Figure 21-31. LSB justified standard timing diagram (DTLEN=01, CHLEN=1, CKPL=1)



When the packet type is 24-bit data packed in 32-bit frame, two write or read operations to or from the SPI\_DATA register are needed to complete the transmission of a frame. In transmission mode, if a 24-bit data D[23:0] is going to be sent, the first data written to the SPI\_DATA register should be a 16-bit data. The higher 8 bits of the 16-bit data can be any value and the lower 8 bits should be D[23:16]. The second data written to the SPI\_DATA register should be D[15:0]. In reception mode, if a 24-bit data D[23:0] is received, the first data read from the SPI\_DATA register is a 16-bit data. The high 8 bits of this 16-bit data are zeros and the lower 8 bits are D[23:16]. The second data read from the SPI\_DATA register is D[15:0].

Figure 21-32. LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 21-33. LSB justified standard timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



When the packet type is 16-bit data packed in 32-bit frame, only one write or read operation to or from the SPI\_DATA register is needed to complete the transmission of a frame. The remaining 16 bits are forced by hardware to 0x0000 to extend the data to 32-bit format.

#### **PCM** standard

For PCM standard, I2S\_WS and I2S\_SD are updated on the rising edge of I2S\_CK, and the I2S\_WS signal indicates frame synchronization information. Both the short frame synchronization mode and the long frame synchronization mode are available and configurable using the PCMSMOD bit in the SPI\_I2SCTL register. The SPI\_DATA register is handled in the exactly same way as that for I2S Phillips standard. The timing diagrams for each configuration of the short frame synchronization mode are shown below.

Figure 21-34. PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=0)




Figure 21-35. PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1)




Figure 21-36. PCM standard short frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 21-37. PCM standard short frame synchronization mode timing diagram



### (DTLEN=10, CHLEN=1, CKPL=1)



Figure 21-38. PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0)




Figure 21-39. PCM standard short frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1)




Figure 21-40. PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0)





Figure 21-41. PCM standard short frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



The timing diagrams for each configuration of the long frame synchronization mode are shown below.

Figure 21-42. PCM standard long frame synchronization mode timing diagram



### (DTLEN=00, CHLEN=0, CKPL=0)




Figure 21-43. PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=0, CKPL=1)




Figure 21-44. PCM standard long frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=0)




Figure 21-45. PCM standard long frame synchronization mode timing diagram (DTLEN=10, CHLEN=1, CKPL=1)




Figure 21-46. PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=0)




Figure 21-47. PCM standard long frame synchronization mode timing diagram (DTLEN=01, CHLEN=1, CKPL=1)






Figure 21-48. PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=0)






Figure 21-49. PCM standard long frame synchronization mode timing diagram (DTLEN=00, CHLEN=1, CKPL=1)



### 21.9.2. I2S clock

Figure 21-50. Block diagram of I2S clock generator



The block diagram of I2S clock generator is shown as <u>Figure 21-50. Block diagram of I2S clock generator</u>. The I2S interface clocks are configured by the DIV bits, the OF bit, the MCKOEN bit in the SPI\_I2SPSC register and the CHLEN bit in the SPI\_I2SCTL register. The source clock is the system clock(CK\_SYS). The I2S bitrate can be calculated by the formulas shown in <u>Table 21-7. I2S bitrate calculation formulas</u>.

Table 21-7. I2S bitrate calculation formulas

MCKOEN CHLEN		Formula
0	0	I2SCLK / (DIV * 2 + OF)
0	1	I2SCLK / (DIV * 2 + OF)
1	0	I2SCLK / (8 * (DIV * 2 + OF))
1	1	I2SCLK / (4 * (DIV * 2 + OF))

The relationship between audio sampling frequency (Fs) and I2S bitrate is defined by the following formula.

Fs = I2S bitrate / (number of bits per channel \* number of channels)



So, in order to get the desired audio sampling frequency, the clock generator needs to be configured according to the formulas listed in <u>Table 21-8. Audio sampling frequency</u> calculation formulas.

Table 21-8. Audio sampling frequency calculation formulas

MCKOEN	CHLEN	Formula		
0	0	I2SCLK / (32 * (DIV * 2 + OF))		
0	1	I2SCLK / (64 * (DIV * 2 + OF))		
1	0	I2SCLK / (256 * (DIV * 2 + OF))		
1	1	I2SCLK / (256 * (DIV * 2 + OF))		

The source of I2S clock can be either from PLLI2S or an external I2S\_CKIN pin, and this is programmable in RCU. Software should carefully calculate the factor of I2S and PLLI2S to get the most accurate audio sampling frequency. If PLLI2S cannot meet the application's precision demand, an external precise I2S clock can be imported from I2S\_CKIN pin.

### 21.9.3. Operation

### **Operation modes**

The operation mode is selected by the I2SOPMOD bits in the SPI\_I2SCTL register. There are four available operation modes, including master transmission mode, master reception mode, slave transmission mode, and slave reception mode. The direction of I2S interface signals for each operation mode is shown in <u>Table 21-9. Direction of I2S interface signals for each operation mode</u>.

Table 21-9. Direction of I2S interface signals for each operation mode

Operation mode	I2S_MCK	I2S_CK	I2S_WS	I2S_SD	I2S_ADD_SD(2)
Master transmission	output or NU <sup>(1)</sup>	output	output	output	NU <sup>(1)</sup>
Master reception	output or NU <sup>(1)</sup>	output	output	input	NU <sup>(1)</sup>
Slave transmission	input or NU <sup>(1)</sup>	input	input	output	NU <sup>(1)</sup>
Slave reception	input or NU <sup>(1)</sup>	input	input	input	NU <sup>(1)</sup>
Full-duplex	output or NU <sup>(1)</sup>	output	output	output or input	Input or output

- 1. NU means the pin is not used by I2S and can be used by other functions.
- 2. To support full-duplex operation in I2S1 and I2S2, there are two extra I2S modules in chip called I2S\_ADD1 and I2S\_ADD2. I2S\_ADD\_SD is the data pin of I2S\_ADD module. Full-duplex will be described later in this chapter.

### I2S initialization sequence

I2S initialization sequence contains five steps shown below. In order to initialize I2S working



in master mode, all the five steps should be done. In order to initialize I2S working in slave mode, only step 2, step 3, step 4 and step 5 should be done.

- Step 1: Configure the DIV[7:0] bits, the OF bit, and the MCKOEN bit in the SPI\_I2SPSC register, in order to define the I2S bitrate and whether I2S\_MCK needs to be provided or not.
- Step 2: Configure the CKPL in the SPI\_I2SCTL register, in order to define the idle state clock polarity.
- Step 3: Configure the I2SSEL bit, the I2SSTD[1:0] bits, the PCMSMOD bit, the I2SOPMOD[1:0] bits, the DTLEN[1:0] bits, and the CHLEN bit in the SPI\_I2SCTL register, in order to define the I2S feature.
- Step 4: Configure the TBEIE bit, the RBNEIE bit, the ERRIE bit, the DMATEN bit, and the DMAREN bit in the SPI\_CTL1 register, in order to select the potential interrupt sources and the DMA capabilities. This step is optional.
- Step 5: Set the I2SEN bit in the SPI I2SCTL register to enable I2S.

### **I2S master transmission sequence**

The TBE flag is used to control the transmission sequence. As is mentioned before, the TBE flag indicates that the transmit buffer is empty, and an interrupt will be generated if the TBEIE bit in the SPI\_CTL1 register is set. At the beginning, the transmit buffer is empty (TBE is high) and no transmission sequence is processing in the shift register. When a half word is written to the SPI\_DATA register (TBE goes low), the data is transferred from the transmit buffer to the shift register (TBE goes high) immediately. At the moment, the transmission sequence begins.

The data is parallel loaded into the 16-bit shift register, and shifted out serially to the I2S\_SD pin, MSB first. The next data should be written to the SPI\_DATA register, when the TBE flag is high. After a write operation to the SPI\_DATA register, the TBE flag goes low. When the current transmission finishes, the data in the transmit buffer is loaded into the shift register, and the TBE flag goes back high. Software should write the next audio data into SPI\_DATA register before the current data finishes, otherwise, the audio data transmission is not continuous.

For all standards except PCM, the I2SCH flag is used to distinguish the channel side to which the data to transfer belongs. The I2SCH flag is refreshed at the moment when the TBE flag goes high. At the beginning, the I2SCH flag is low, indicating the left channel data should be written to the SPI\_DATA register.

In order to switch off I2S, it is mandatory to clear the I2SEN bit after the TBE flag is high and the TRANS flag is low.

#### I2S master reception sequence

The RBNE flag is used to control the reception sequence. As is mentioned before, the RBNE flag indicates the receive buffer is not empty, and an interrupt will be generated if the RBNEIE bit in the SPI\_CTL1 register is set. The reception sequence begins immediately when the I2SEN bit in the SPI\_I2SCTL register is set. At the beginning, the receive buffer is empty



(RBNE is low). When a reception sequence finishes, the received data in the shift register is loaded into the receive buffer (RBNE goes high). The data should be read from the SPI\_DATA register, when the RBNE flag is high. After a read operation to the SPI\_DATA register, the RBNE flag goes low. It is mandatory to read the SPI\_DATA register before the end of the next reception. Otherwise, reception overrun error occurs. When overrun error occurred, the RXORERR flag is set. And an interrupt may be generated if the ERRIE bit in the SPI\_CTL1 register is set. In this case, it is necessary to switch off and then switch on I2S before resuming the communication.

For all standards except PCM, the I2SCH flag is used to distinguish the channel side to which the received data belongs. The I2SCH flag is refreshed at the moment when the RBNE flag goes high.

Different sequences are used to disable the I2S in different standards, data length and channel length. The sequences for each case are described below.

- 16-bit data packed in 32-bit frame in the LSB justified standard (DTLEN = 00, CHLEN = 1, and I2SSTD = 10)
- 1. Wait for the second last RBNE
- 2. Then wait 17 I2S CK clock (clock on I2S\_CK pin) cycles
- 3. Clear the I2SEN bit
- 16-bit data packed in 32-bit frame in the audio standards except the LSB justified standard (DTLEN = 00, CHLEN = 1, and I2SSTD is not equal to 10)
- 1. Wait for the last RBNE
- 2. Then wait one I2S clock cycle
- 3. Clear the I2SEN bit
- For all other cases
- 1. Wait for the second last RBNE
- 2. Then wait one I2S clock cycle
- 3. Clear the I2SEN bit

### **I2S slave transmission sequence**

The transmission sequence in slave mode is similar to that in master mode. The difference between them is described below.

In slave mode, the slave has to be enabled before the external master starts the communication. The transmission sequence begins when the external master sends the clock and when the I2S\_WS signal requests the transfer of data. The data has to be written to the SPI\_DATA register before the master initiates the communication. Software should write the next audio data into SPI\_DATA register before the current data finishe. Otherwise, transmission underrun error occurs. The TXURERR flag is set and an interrupt may be generated if the ERRIE bit in the SPI\_CTL1 register is set. In this case, it is mandatory to switch off and switch on I2S to resume the communication. In slave mode, I2SCH is sensitive to the I2S\_WS signal coming from the external master.



In order to switch off I2S, it is mandatory to clear the I2SEN bit after the TBE flag is high and the TRANS flag is low.

### **I2S** slave reception sequence

The reception sequence in slave mode is similar to that in master mode. The difference between them is described below.

In slave mode, the slave has to be enabled before the external master starts the communication. The reception sequence begins when the external master sends the clock and when the I2S\_WS signal indicates a start of the data transfer. In slave mode, I2SCH is sensitive to the I2S\_WS signal coming from the external master.

In order to switch off I2S, it is mandatory to clear the I2SEN bit immediately after receiving the last RBNE.

### **I2S Full-Duplex Mode**

A single I2S only supports one-way transmission: transmit or receive mode. I2S full-duplex is supported by using an extra I2S module: I2S\_ADD simultaneously with I2S. I2S\_ADD module has the same function with I2S module, but can only work in slave mode. There are two I2S\_ADD modules: I2S\_ADD1 and I2S\_ADD2, so only I2S1 and I2S2 support full-duplex mode. I2S\_ADD's I2S\_CK and I2S\_WS are internally connected to its respective I2S's respective ports. I2S\_ADD's I2S\_SD pin is mapped to respective I2S's SPI\_MISO pin.

In order to work in full-duplex mode, application should enable the I2S module as well as its corresponding I2S\_ADD module. I2S supports two full-duplex modes: master mode and salve mode.

In master full-duplex mode, software should set I2S as a master, and I2S\_ADD as a slave. Then I2S\_ADD's WS and SCK signals come from the master I2S.

In slave full-duplex mode, software should set both I2S and I2S\_ADD as slaves. Then, the WS and CK signals of both I2S\_ADD and I2S come from external.

Application may configure I2S into either a transmitter or a receiver and thus, configure I2S\_ADD into opposite data direction. During transmission, software should operate registers and handle interrupts for both I2S and I2S\_ADD to make a full-duplex transmission.

#### 21.9.4. DMA function

DMA function is the same as SPI mode. The only difference is that the CRC feature is not available in I2S mode.



### 21.10. I2S interrupts

### **21.10.1.** Status flags

There are four status flags implemented in the SPI\_STAT register, including TBE, RBNE, TRANS and I2SCH. The user can use them to fully monitor the state of the I2S bus.

### ■ Transmit buffer empty flag (TBE)

This bit is set when the transmit buffer is empty, the software can write the next data to the transmit buffer by writing the SPI\_DATA register.

### ■ Receive buffer not empty flag (RBNE)

This bit is set when receive buffer is not empty, which means that one data is received and stored in the receive buffer, and software can read the data by reading the SPI\_DATA register.

### ■ I2S Transmitting On-Going flag (TRANS)

TRANS is a status flag to indicate whether the transfer is on-going or not. It is set and cleared by internal hardware and not controlled by software. This flag doesn't generate any interrupt.

### ■ I2S channel side flag (I2SCH)

This flag indicates the channel side information of the current transfer and has no meaning in PCM mode. It is updated when TBE rises in transmission mode or RBNE rises in reception mode. This flag doesn't generate any interrupt.

### 21.10.2. Error conditions

There are three error conditions:

#### ■ Transmission Underrun Error Flag (TXURERR)

In the slave transmit mode, when the valid SCK signal starts transmitting, if the transmit buffer is empty, TXURERR will be set.

### ■ Reception Overrun Error Flag (RXORERR)

This condition occurs when the receive buffer is full and a newly incoming data has been completely received. When overrun occurs, the data in receive buffer is not updated and the newly incoming data is lost.

### ■ Format Error (FERR)

In slave I2S mode, the I2S monitors the I2S\_WS signal and an error flag will be set if I2S\_WS toggles at an unexpected position.

I2S interrupt events and corresponding enabled bits are summed up in <u>Table 21-10. I2S</u> <u>interrupt</u>.



### Table 21-10. I2S interrupt

Flag Name	Description	Clear Method	Interrupt Enable bit									
TBE	Transmit buffer empty	Write SPI_DATA register	TBEIE									
RBNE	Receive buffer not empty	Read SPI_DATA register	RBNEIE									
TXURERR	Transmission underrun error	Read SPI_STAT register										
RXORERR	Reception overrun error	Read SPI_DATA register and then	EDDIE									
RAURERR	Reception overrun enor	read SPI_STAT register.	ERRIE									
FERR	I2S Format Error	Read SPI_STAT register										



# 21.11. Register definition

I2S1\_add base address: 0x4000 3400

SPI1/I2S1 base address: 0x4000 3800

SPI2/I2S2 base address: 0x4000 3C00

I2S2\_add base address: 0x4000 4000

SPI0 base address: 0x4001 3000

SPI3 base address: 0x4001 3400

SPI4 base address: 0x4001 5000

SPI5 base address: 0x4001 5400

### 21.11.1. Control register 0 (SPI\_CTL0)

Address offset: 0x00

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

This register has no meaning in I2S mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BDEI	N BDOEN	CRCEN	CRCNT	FF16	RO	SWNSS EN	SWNSS	LF	SPIEN		PSC [2:0]		MSTMOD	CKPL	СКРН
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw		rw	rw	rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15	BDEN	Bidirectional enable
		0: 2 line unidirectional transmit mode
		1: 1 line bidirectional transmit mode. The information transfers between the MOSI
		pin in master and the MISO pin in slave.
14	BDOEN	Bidirectional transmit output enable
		When BDEN is set, this bit determines the direction of transfer.
		0: Work in receive-only mode
		1: Work in transmit-only mode
13	CRCEN	CRC calculation enable
		0: CRC calculation is disabled



Giaal	Device

digubevice		GD32A490 USEI Wanuai
		1: CRC calculation is enabled.
12	CRCNT	CRC next transfer  0: Next transfer is Data  1: Next transfer is CRC value (TCR)  When the transfer is managed by DMA, CRC value is transferred by hardware. This bit should be cleared.  In full-duplex or transmit-only mode, set this bit after the last data is written to SPI_DATA register. In receive only mode, set this bit after the second last data is received.
11	FF16	Data frame format  0: 8-bit data frame format  1: 16-bit data frame format
10	RO	Receive only When BDEN is cleared, this bit determines the direction of transfer. 0: Full-duplex 1: Receive-only
9	SWNSSEN	NSS software mode selection  0: NSS hardware mode. The NSS level depends on NSS pin.  1: NSS software mode. The NSS level depends on SWNSS bit.  This bit has no meaning in SPI TI mode.
8	SWNSS	NSS pin selection in NSS software mode  0: NSS pin is pulled low  1: NSS pin is pulled high  This bit has an effect only when the SWNSSEN bit is set.  This bit has no meaning in SPI TI mode.
7	LF	LSB first mode  0: Transmit MSB first  1: Transmit LSB first  This bit has no meaning in SPI TI mode.
6	SPIEN	SPI enable 0: SPI peripheral is disabled 1: SPI peripheral is enabled
5:3	PSC[2:0]	Master clock prescaler selection  000: PCLK/2 100: PCLK/32  001: PCLK/4 101: PCLK/64  010: PCLK/8 110: PCLK/128  011: PCLK/16 111: PCLK/256  PCLK means PCLK2 when using SPI0, SPI3, SPI4 and SPI5 or PCLK1 when using SPI1 and SPI2.



-		0202/1100 0001 Marrian
2	MSTMOD	Master mode enable
		0: Slave mode
		1: Master mode
1	CKPL	Clock polarity selection
		0: CLK pin is pulled low when SPI is idle
		1: CLK pin is pulled high when SPI is idle
0	CKPH	Clock phase selection
		0: Capture the first data at the first clock transition.
		1: Capture the first data at the second clock transition

# 21.11.2. Control register 1 (SPI\_CTL1)

Address offset: 0x04

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						TBEIE	RBNEIE	ERRIE	TMOD	Reserved	NSSDRV	DMATEN	DMAREN	
								rw	rw	rw	rw	•	rw	rw	rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	TBEIE	Transmit buffer empty interrupt enable
		0: TBE interrupt is disabled.
		1: TBE interrupt is enabled. An interrupt is generated when the TBE bit is set.
6	RBNEIE	Receive buffer not empty interrupt enable
		0: RBNE interrupt is disabled.
		1: RBNE interrupt is enabled. An interrupt is generated when the RBNE bit is set.
5	ERRIE	Errors interrupt enable.
		0: Error interrupt is disabled.
		1: Error interrupt is enabled. An interrupt is generated when the CRCERR bit or the
		CONFERR bit or the RXORERR bit or the TXURERR bit is set.
4	TMOD	SPI TI mode enable
		0: SPI TI Mode Disabled.
		1: SPI TI Mode Enabled.
3	Reserved	Must be kept at reset value.
2	NSSDRV	Drive NSS output
		000



0: NSS output is disabled.

1: NSS output is enabled.

If the NSS pin is configured as output, the NSS pin is pulled low in master mode

when SPI is enabled.

If the NSS pin is configured as input, the NSS pin should be pulled high in master

mode, and this bit has no effect.

1 DMATEN Transmit buffer DMA enable

0: Transmit buffer DMA is disabled

1: Transmit buffer DMA is enabled. When the TBE bit in SPI\_STAT is set, it will

generate a DMA request at corresponding DMA channel.

0 DMAREN Receive buffer DMA enable

0: Receive buffer DMA is disabled

1: Receive buffer DMA is enabled, when the RBNE bit in SPI\_STAT is set, it will

generate a DMA request at corresponding DMA channel.

# 21.11.3. Status register (SPI\_STAT)

Address offset: 0x08

Reset value: 0x0000 0002

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved						FERR -	TRANS	RXORER	CONFER	CRCERR	TXURER	I2SCH	TBE	RBNE
	Nose, vod								R	R		R			
							rc w0	r	r	r	rc w0	r	r	r	r

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8	FERR	Format error
		SPI TI Mode:
		0: No TI Mode format error
		1: TI Mode format error occurs.
		I2S Mode:
		0: No I2S format error
		1: I2S format error occurs.
		This bit is set by hardware and is able to be cleared by writing 0.
7	TRANS	Transmitting on-going bit
		0: SPI or I2S is idle.
		1: SPI or I2S is currently transmitting and/or receiving a frame



riganevice		GD32A490 User Manual
		This bit is set and cleared by hardware.
6	RXORERR	Reception overrun error bit
		0: No reception overrun error occurs.
		1: Reception overrun error occurs.
		This bit is set by hardware and cleared by a read operation on the SPI_DATA
		register followed by a read access to the SPI_STAT register.
5	CONFERR	SPI configuration error
		0: No configuration fault occurs
		1: Configuration fault occurred (In master mode, the NSS pin is pulled low in NSS
		hardware mode or SWNSS bit is low in NSS software mode.).
		This bit is set by hardware and cleared by a read or write operation on the SPI_STAT
		register followed by a write access to the SPI_CTL0 register.
		This bit is not used in I2S mode.
4	CRCERR	SPI CRC error bit
		0: The SPI_RCRC value is equal to the received CRC data at last.
		1: The SPI_RCRC value is not equal to the received CRC data at last.
		This bit is set by hardware and is able to be cleared by writing 0.
		This bit is not used in I2S mode.
3	TXURERR	Transmission underrun error bit
		0: No transmission underrun error occurs.
		1: Transmission underrun error occurs.
		This bit is set by hardware and cleared by a read operation on the SPI_STAT
		register.
		This bit is not used in SPI mode.
2	I2SCH	I2S channel side
		0: The next data needs to be transmitted or the data just received is channel left.
		1: The next data needs to be transmitted or the data just received is channel right.
		This bit is set and cleared by hardware.
		This bit is not used in SPI mode, and has no meaning in the I2S PCM mode.
1	TBE	Transmit buffer empty
		0: Transmit buffer is not empty
		1: Transmit buffer is empty
0	RBNE	Receive buffer not empty
		0: Receive buffer is empty
		1: Receive buffer is not empty

# 21.11.4. Data register (SPI\_DATA)

Address offset: 0x0C

Reset value: 0x0000 0000



## GD32A490 User Manual

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

0 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 SPI\_DATA[15:0]

ru.

**Bits Fields Descriptions** 31:16 Reserved Must be kept at reset value. 15:0 SPI\_DATA[15:0] Data transfer register The hardware has two buffers, including transmit buffer and receive buffer. Write data to SPI\_DATA will save the data to transmit buffer and read data from SPI\_DATA will get the data from receive buffer. When the data frame format is set to 8-bit data, the SPI\_DATA[15:8] is forced to 0 and the SPI\_DATA[7:0] is used for transmission and reception, transmit buffer and receive buffer are 8-bits. If the Data frame format is set to 16-bit data, the SPI\_DATA[15:0] is used for transmission and reception, transmit buffer and receive buffer are 16-bit.

### 21.11.5. CRC polynomial register (SPI\_CRCPOLY)

Address offset: 0x10

Reset value: 0x0000 0007

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CRCPOLY[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	CRCPOLY[15:0]	CRC polynomial register  This register contains the CRC polynomial and it is used for CRC calculation. The
		default value is 0007h.

### 21.11.6. RX CRC register (SPI\_RCRC)

Address offset: 0x14



Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RCRC	[15:0]							

r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	RCRC[15:0]	RX CRC register
		When the CRCERRN bit of SPI_CTL0 is set, the hardware computes the CRC value
		of the received bytes and saves them in RCRC register. If the Data frame format is
		set to 8-bit data, CRC calculation is based on CRC8 standard, and saves the value
		in RCRC[7:0]. When the Data frame format is set to 16-bit data, CRC calculation is
		based on CRC16 standard, and saves the value in RCRC[15:0].
		The hardware computes the CRC value after each received bit, when the TRANS
		is set, a read to this register could return an intermediate value.
		This register is reset when the CRCEN bit or the SPIEN bit in SPI_CTL0 register is
		cleared.

# 21.11.7. TX CRC register (SPI\_TCRC)

Address offset: 0x18

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10
							Rese	erved							
							71000	,,,,,							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TODO	2(4.5.0)							
							TURU	[15:0]							

r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	TCRC[15:0]	TX CRC register
		When the CRCEN bit of SPI_CTL0 is set, the hardware computes the CRC value
		of the transmitted bytes and saves them in TCR register. If the Data frame format is
		set to 8-bit data, CRC calculation is based on CRC8 standard, and saves the value
		in TCRC[7:0]. When the Data frame format is set to 16-bit data, CRC calculation is



based on CRC16 standard, and saves the value in TCRC[15:0].

The hardware computes the CRC value after each transmitted bit, when the TRANS is set, a read to this register could return an intermediate value. The different frame format (LF bit of the SPI\_CTL0) will get different CRC value.

This register is reset when the CRCEN bit or the SPIEN bit in SPI\_CTL0 register is cleared.

### 21.11.8. I2S control register (SPI\_I2SCTL)

Address offset: 0x1C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		I2SSEL	I2SEN	I2SOPMOD[1:0]		PCMSMO D	Reserved	I2SST	D[1:0]	CKPL	DTLE	:N[1:0]	CHLEN
				rw	rw	n	w	rw		r	W	rw	r	w	rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	I2SSEL	I2S mode selection
		0: SPI mode
		1: I2S mode
		This bit should be configured when SPI mode or I2S mode is disabled.
10	I2SEN	I2S enable
		0: I2S is disabled
		1: I2S is enabled
		This bit is not used in SPI mode.
9:8	I2SOPMOD[1:0]	I2S operation mode
		00: Slave transmission mode
		01: Slave reception mode
		10: Master transmission mode
		11: Master reception mode
		This bit should be configured when I2S mode is disabled.
		This bit is not used in SPI mode.
7	PCMSMOD	PCM frame synchronization mode
		0: Short frame synchronization
		1: long frame synchronization
		This bit has a meaning only when PCM standard is used.



This bit should be configured when I2S mode is disabled. This bit is not used in SPI mode. 6 Reserved Must be kept at reset value. 5:4 12SSTD[1:0] I2S standard selection 00: I2S Phillips standard 01: MSB justified standard 10: LSB justified standard 11: PCM standard These bits should be configured when I2S mode is disabled. These bits are not used in SPI mode. **CKPL** 3 Idle state clock polarity 0: The idle state of I2S\_CK is low level 1: The idle state of I2S\_CK is high level This bit should be configured when I2S mode is disabled. This bit is not used in SPI mode. 2:1 DTLEN[1:0] Data length 00: 16 bits 01: 24 bits 10: 32 bits 11: Reserved These bits should be configured when I2S mode is disabled. These bits are not used in SPI mode. **CHLEN** Channel length 0: 16 bits 1: 32 bits The channel length must be equal to or greater than the data length. This bit should be configured when I2S mode is disabled. This bit is not used in SPI mode.

#### 21.11.9. I2S clock prescaler register (SPI\_I2SPSC)

Address offset: 0x20 Reset value: 0x0000 0002

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).

31	30	25	20	21	20	23	24	23	22	21	20	19	10	17	10
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	rved			MCKOEN	OF				DIV[	7:0]			
		<u> </u>		<u> </u>	<u> </u>	rw	rw				r\	v		<u> </u>	<u> </u>




Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	MCKOEN	I2S_MCK output enable
		0: I2S_MCK output is disabled
		1: I2S_MCK output is enabled
		This bit should be configured when I2S mode is disabled.
		This bit is not used in SPI mode.
8	OF	Odd factor for the prescaler
		0: Real divider value is DIV * 2
		1: Real divider value is DIV * 2 + 1
		This bit should be configured when I2S mode is disabled.
		This bit is not used in SPI mode.
7:0	DIV[7:0]	Dividing factor for the prescaler
		Real divider value is DIV * 2 + OF.
		DIV must not be 0.
		These bits should be configured when I2S mode is disabled.
		These bits are not used in SPI mode.

## 21.11.10. Quad-SPI mode control register (SPI\_QCTL) of SPI5

Address offset: 0x80

Reset value: 0x0000 0000

This register can be accessed by byte (8-bit) or half-word (16-bit) or word (32-bit).



Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2	IO23_DRV	Drive IO2 and IO3 enable
		0: IO2 and IO3 are not driven in single wire mode
		1: IO2 and IO3 are driven to high in single wire mode
		This bit is only available in SPI5.
1	QRD	Quad-SPI mode read select.
		0: SPI is in quad wire write mode
		1: SPI is in quad wire read mode



# GD32A490 User Manual

This bit should be only be configured when SPI is not busy (TRANS bit cleared).

This bit is only available in SPI5.

0 QMOD Quad-SPI mode enable.

0: SPI is in single wire mode

1: SPI is in Quad-SPI mode

This bit should only be configured when SPI is not busy (TRANS bit cleared).

This bit is only available in SPI5.



## 22. Digital camera interface (DCI)

#### 22.1. Overview

DCI is a parallel interface to capture video or picture from a camera. It supports various color space such as YUV/RGB, as well as compression format such as JPEG.


#### 22.2. Characteristics

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel digital encoding formats supported including YCbCr422/RGB565
- JPEG compression format supported
- Hard/embedded synchronous signals supported

#### 22.3. Block diagram

The DCI contains these modules: Signal Processing, Pixel FIFO, FIFO controller, window timing, embedded sync detection, DMA interface and control register.

Figure 22-1. DCI module block diagram



The signal processing module generates useful signals for other internal modules from external input signals. The frequency of HCLK should be 2.5 times higher than DCI\_PIXCLK to ensure the proper operation of signal processing module.

The embedded sync detection module is designed to support embedded synchronization mode. In DCI embedded synchronization mode, video synchronization information is embedded into pixel data and there is no hardware horizontal or vertical synchronization



signal (DCI\_HSYNC or DCI\_VSYNC). DCI uses embedded sync detection module to extract synchronization information from pixel data, and then recover horizontal and vertical synchronization signals.

The window timing module performs image cutting function. This module calculates a pixel's position using synchronization signals either from DCI interface or embedded sync detection module and then decides whether this pixel data needs to be received according to the configuration of DCI\_CWSPOS and DCI\_CWSZ registers.

DCI uses a 4 word (32-bit) FIFO to buffer the received pixel data. If DMA mode is enabled, the DMA interface asserts a DMA request every time a 32-bit data is received. Control register provides register interface between DCI and software.

### 22.4. Signal description

Table 22-1. PINs used by DCI


Direction	Name	Width	Description
Input	DCI_PIXCLK	1	DCI Pixel Clock
Input	DCI_D	14	DCI Pixel Data
Input	DCI_HSYNC	1	DCI Horizontal Synchronization
Input	DCI_VSYNC	1	DCI Vertical Synchronization

#### 22.5. Function overview

#### 22.5.1. DCI hardware synchronization mode

In DCI hardware synchronization mode (ESM bit in DCI\_CTL register is 0), DCI\_HSYNC and DCI\_VSYNC signals are used to indicate the start of a line and a frame. DCI captures pixel data from DCI\_D[13:0] at rising or falling edge of DCI\_PIXCLK (clock polarity is configured by CKS bit in DCI\_CTL).

Figure 22-2. Hardware synchronization mode




The above figure assumes that the polarities of both DCI\_HSYNC and DCI\_VSYNC are high during blanking period, so the data on DCI\_D lines is only valid when both DCI\_HSYNC and DCI\_VSYNC are low.

#### JPEG mode



DCI supports JPEG video/picture compression format in hardware synchronization mode. In JPEG mode (JM bit in DCI\_CTL is set), the DCI\_VSYNC is used to indicate start of a new frame, and DCI\_HSYNC is used as stream data valid signal.

Figure 22-3. Hardware synchronization mode: JPEG format supporting



#### 22.5.2. Embedded synchronization mode

DCI supports embedded synchronization mode. In this mode there are only DCI\_D and DCI\_PIXCLK signals in DCI interface and the synchronization information is embedded in the pixel data. This mode is enabled by setting ESM bit and clearing JM bit in DCI\_CTL register.

In embedded synchronization mode, line and frame synchronization information is encoded into sync code and embedded into the pixel data. There are four kinds of sync code: Line Start(LS), Line End(LE), Frame Start(FS) and Frame End(FE). In this mode the data width is forced to 8 and each sync code is composed by 4-byte sequence: FF-00-00-MN, and MN is defined in DCI\_SC register. In embedded synchronization mode, the 0xFF and 0x00 should not appear in pixel data to avoid mistake.

In embedded synchronization mode, DCI starts to detect the sync codes after enabled and recover line/frame synchronization information. For example, DCI starts to capture a new frame if it detects a Frame End code and then a Frame Start Code.

When detecting sync code, it is possible to make DCI compare only a few bits of MN byte in FF\_00\_00\_MN sequence by configuring sync code unmask register (DCI\_SCUMSK). DCI will only compare bits unmasked by DCI\_SCUMSK register. For example: LS in DCI\_SC register is A5 and LSM in DCI\_SCUMSK is F0, then DCI will only compare the higher 4 bits for LS sync code and thus, FF-00-00-A6 sequence will also be detected as a LS code.

#### 22.5.3. Capture data using snapshot or continuous capture modes

The DCI supports two capture modes: snapshot and continuous capture. Capture mode is configured by SNAP bit in DCI\_CTL register.

After correctly configure, enable DCI and set CAP bit in DCI\_CTL register, the DCI begins to detect frame start. It begins to capture data once a frame start is detected. In snapshot mode(SNAP=1), DCI automatically stops capturing and clears the CAP bit after a whole frame is captured completely, while in continuous mode, DCI prepares to capture the next frame. The DCI capture frequency is defined by FR[1:0] bits in continuous mode. For example, if



FR[1:0]=00, DCI captures each frame, and if FR[1:0]=01, DCI only captures every alternate frame.

In continuous mode, software may clear the CAP bit any time when DCI is capturing data, but DCI doesn't stop capture immediately. It always stops after a complete frame ends. Software should read back the CAP bit to know whether the DCI stops effectively.

#### 22.5.4. Window function

DCI supports window function which is able to cut a part of image from the captured frame. Window function is enabled by setting WDEN bit in DCI\_CTL register and this function is disabled in JPEG mode.

DCI continuously counts and calculates pixels' horizontal and vertical position during capturing, and compares the position and the values in crop window registers (DCI\_CWSPOS and DCI\_CWSZ), and then discards those pixels outside the crop window and only pushes pixels inside the window into the pixel FIFO.

If a frame ends when the vertical lines size defined in DCI\_CWSZ is not reached yet, the end of frame flag will be triggered and DCI stops the capture.

#### 22.5.5. Pixel formats, data padding and DMA

DCI supports various pixel digital encoding formats including YCbCr422/RGB565. However, DCI only receives these pixel data, pads these pixels into a word and push into a pixel FIFO. DCI doesn't perform any pixel format conversion or data processing and doesn't care about the detail of pixel format.

DCI uses a 32-bits width data buffer to transfer between DCI interface and pixel FIFO. These are two padding method in this module: byte padding and half-word padding, depending on the data width of DCI interface. Data width is configured by DCIF[1:0] in DCI\_CTL register. The data width is fixed to 8 in JPEG mode and embedded synchronization mode.

The DMA interface sends DMA request when a 32-bit data is received.

#### Byte padding mode

Byte padding mode is used if data width of DCI interface is 8. In byte padding mode four bytes are filled into the 32-bits width data buffer. In Non-JPEG mode, the DCI pushes the 32-bits buffer's data into the pixel FIFO when the buffer is full or meets the end of a line. In JPEG mode, the DCI pushes the 32-bits buffer's data into the pixel FIFO when the buffer is full or meets the end of a frame.

Table 22-2. Memory view in byte padding mode

D3[7:0]	D2[7:0]	D1[7:0]	D0[7:0]
D7[7:0]	D6[7:0]	D5[7:0]	D4[7:0]



#### Half-word padding mode

Half-word padding is used if data width of DCI interface is configured into 10/12/14. In this mode each pixel data is extended into 16-bits length by filling zero at higher position, so the 32-bits width data buffer is able to hold two pixel data. DCI pushes the data buffer into pixel FIFO each time the buffer is full or line end.

Table 22-3. Memory view in half-word padding mode

2'b00	D1[13:0]	2'b00	D0[13:0]
2'b00	D3[13:0]	2'b00	D2[13:0]
2'b00	D5[13:0]	2'b00	D4[13:0]
2'b00	D7[13:0]	2'b00	D6[13:0]

## 22.6. Interrupts

There are several status and error flags in DCI, and interrupts may be asserted from these flags. These status and error flags will assert global DCI interrupt if enabled by corresponding bit in DCI\_INTEN. These flags are cleared by writing into DCI\_INTC register.

Table 22-4. Status/Error flags

Status Flag Name	Description
ELF	End of Line Flag
EFF	End of Frame Flag
OVRF	FIFO Overrun Flag
VSF	Frame VS Blank Flag
ESEF	Embedded Sync Error Flag



# 22.7. Register definition

DCI base address: 0x5005 0000

# 22.7.1. Control register (DCI\_CTL)

Address offset: 0x00 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	DCIEN	Rese	rved	DCIF	[1:0]	FR[	1:0]	VPS	HPS	CKS	ESM	JM	WDEN	SNAP	CAP
	nu.			n	.,	n	M	nu.	rw.	nw.	nu.	na/	nw.	rw.	r\A/

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	DCIEN	DCI Enable
		0: DCl is disabled
		1: DCI is enabled
13:12	Reserved	Must be kept at reset value.
11:10	DCIF[1:0]	Digital Camera Interface Format
		00: 8-bit data on every pixel clock
		01: 10-bit data on every pixel clock
		10: 12-bit data on every pixel clock
		11: 14-bit data on every pixel clock
9:8	FR[1:0]	Frame Rate
		FR defines the frame capture rate in continuous capture mode
		00: Capture all frames
		01: Capture one in 2 frames
		10: Capture one in 4 frames
		11: Reserved
7	VPS	Vertical Polarity Selection
		0: Low level during blanking period
		1: High level during blanking period
6	HPS	Horizontal Polarity Selection
		0: Low level during blanking period
		1: High level during blanking period



		_
5	CKS	Clock Polarity Selection
		0: Capture at falling edge
		1: Capture at rising edge
4	ESM	Embedded Synchronous Mode
		0: Embedded synchronous mode is disabled
		1: Embedded synchronous mode is enabled
3	JM	JPEG Mode
		0: JPEG mode is disabled
		1: JPEG mode is enabled
2	WDEN	Window Enable
		0: Window is disabled
		1: Window is enabled
1	SNAP	Snapshot Mode
		0: Continuous capture mode
		1: Snapshot capture mode
0	CAP	Capture Enable
		0: Frame not captured
		1: Frame is captured

# 22.7.2. Status register0 (DCI\_STAT0)

Address offset: 0x04

Reset value: 0x0000 0003

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									FV	VS	HS			

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2	FV	FIFO Valid
		0: No valid pixel data in FIFO
		1: Valid pixel data in FIFO
1	VS	VS line status
		0: Not in vertical blanking period



1: In vertical blanking period

0 HS HS line status

0: Not in horizontal blanking period1: In horizontal blanking period

## 22.7.3. Status register1 (DCI\_STAT1)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

			•				•	,	,							
3	1 30	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Reserve	d							
1	5 14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Re	served						ELF	VSF	ESEF	OVRF	EFF

Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value.
4	ELF	End of Line Flag
		0: No end of line flag
		1: A line is captured by DCI
3	VSF	Vsync Flag
		0: No vsync flag
		1: A vsync blanking detected
2	ESEF	Embedded Synchronous Error Flag
		0: No embedded synchronous error flag
		1: A embedded synchronous error detected
1	OVRF	FIFO Overrun Flag
		0: No FIFO overrun
		1: A FIFO overrun occurs
0	EFF	End of Frame Flag
		0: No end of frame flag
		1: A frame is captured by DCI

# 22.7.4. Interrupt enable register (DCI\_INTEN)

Address offset: 0x0C

Reset value: 0x0000 0000

# GD32A490 User Manual

		This re	egister	has to	be acc	essed	by wor	d (32-b	it)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved						ELIE	VSIE	ESEIE	OVRIE	EFIE
											rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value.
4	ELIE	End of Line Interrupt Enable
		0: End of line flag won't generate interrupt
		1: End of line flag will generate interrupt
3	VSIE	Vsync Interrupt Enable
		0: Vsync flag won't generate interrupt
		1: Vsync flag will generate interrupt
2	ESEIE	Embedded Synchronous Error Interrupt Enable
		0: Embedded synchronous error flag won't generate interrupt
		1: Embedded synchronous error flag will generate interrupt
1	OVRIE	FIFO Overrun Interrupt Enable
		0: FIFO overrun won't generate interrupt
		1: FIFO overrun will generate interrupt
0	EFIE	End of Frame Interrupt Enable
		0: End of frame flag won't generate interrupt
		1: End of frame flag will generate interrupt

# 22.7.5. Interrupt flag register (DCI\_INTF)

Address offset: 0x10 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved						ELIF	VSIF	ESEIF	OVRIF	EFIF

Bits Fields Descriptions



31:5	Reserved	Must be kept at reset value.
4	ELIF	End of line interrupt flag
3	VSIF	Vsync interrupt flag
2	ESEIF	Embedded synchronous error interrupt flag
1	OVRIF	FIFO overrun interrupt flag
0	EFIF	End of frame interrupt flag

## 22.7.6. Interrupt flag clear register (DCI\_INTC)

Address offset: 0x14 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

This register has to be accessed by word (32-bit)	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16
Reserved	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
Reserved ELFC VSFC ESEFC OVRFC E	EFFC

Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value.
4	ELFC	End of Line Flag Clear
		Write 1 to clear end of line flag
3	VSFC	Vsync flag clear
		Write 1 to clear vsync flag
2	ESEFC	Clear embedded synchronous Error Flag
		Write 1 to clear embedded synchronous error flag
1	OVRFC	Clear FIFO Overrun Flag
		Write 1 to clear FIFO overrun flag
0	EFFC	Clear End of Frame Flag
		Write 1 to clear end of frame flag

## 22.7.7. Synchronization codes register (DCI\_SC)

Address offset: 0x18

Reset value: 0x0000 0000



## GD32A490 User Manual

FE[7:0]  rw  rw  15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  LS[7:0]  FS[7:0]	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				FE[	7:0]							LE[	7:0]			
				n	W							r	N			
LS[7:0] FS[7:0]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		LS[7:0]										FS[	7:0]			

Bits	Fields	Descriptions	
31:24	FE[7:0]	Frame end code in embedded synchronous mode	
23:16	LE[7:0]	Line end code in embedded synchronous mode	
15:8	LS[7:0]	Line start code in embedded synchronous mode	
7:0	FS[7:0]	Frame start code in embedded synchronous mode	

## 22.7.8. Synchronization codes unmask register (DCI\_SCUMSK)

Address offset: 0x1C Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

FEM[7:0] LEM[7:0] rw	
TW TW	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
LSM[7:0] FSM[7:0]	

Bits	Fields	Descriptions
31:24	FEM[7:0]	Frame end code unmask bits in embedded synchronous mode
23:16	LEM[7:0]	Line end code unmask bits in embedded synchronous mode
15:8	LSM[7:0]	Line start code unmask bits in embedded synchronous mode
7:0	FSM[7:0]	Frame start code unmask bits in embedded synchronous mode

### 22.7.9. Cropping window start position register (DCI\_CWSPOS)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								WVSP[12:0	)]					



rw
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved WHSP[13:0]

rw

Bits	Fields	Descriptions
31:29	Reserved	Must be kept at reset value.
28:16	WVSP[12:0]	Window Vertical Start Position Zero means the first line
15:14	Reserved	Must be kept at reset value.
13:0	WHSP[13:0]	Window Horizontal Start Position  Zero means the first pixel clock in a line

# 22.7.10. Cropping window size register (DCI\_CWSZ)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved WVSZ[									<u>[</u> 13:0]						
			rw												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved							WHSZ	<u>[13:0]</u>						

w

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value
29:16	WVSZ[13:0]	Window Vertical Size  WVSZ=x means x+1 lines
15:14	Reserved	Must be kept at reset value
13:0	WHSZ[13:0]	Window Horizontal Size WHSZ=x means x+1 pixels clock in a line

### 22.7.11. DATA register (DCI\_DATA)

Address offset: 0x28

Reset value: 0x0000 0000



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DT3[[7:0]								DT2[7:0]							
r										1					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DT1[7:0]							DT0[7:0]							

Bits	Fields	Descriptions
31:24	DT3[7:0]	Pixel data 3
23:16	DT2[7:0]	Pixel data 2
15:8	DT1[7:0]	Pixel data 1
7:0	DT0[7:0]	Pixel data 0



# 23. TFT-LCD interface (TLI)

#### 23.1. Overview

The TLI (TFT-LCD Interface) module handles the synchronous LCD interface and provides pixel data, clock and timing signals for passive LCD display. It supports a wide variety of displays with fully programmable timing parameters. A built-in DMA engine continuously move data from system memory to TLI and then, output to an external LCD display. Two separate layers are supported in TLI, as well as layer window and blending function.

#### 23.2. Characteristics

- Supports up to 24 bits data output per pixel
- Supports up to 2048 x 2048 resolution
- Timing parameters is fully programmable
- Built-in DMA engine to handle frame data copy
- 2 separate frame layers with window and blending function
- Support various pixel formats: ARGB8888, RGB888, RGB565, etc
- Support CLUT (Color Look-Up-Table) and Color-Keying format
- Dithering operation to low bits of a pixel

### 23.3. Block diagram

Figure 23-1. TLI module block diagram shows the block diagram of the TLI module. There are three clock domains in TLI. The register works in APB clock and is visited by system APB bus. The Pixel DMA module works in AHB clock and fetches pixel data from system memory using AHB bus. The remaining modules work in TLI clock. The TLI clock is divided from PLLSAI-R clock. The parameters of PLLSAI and dividing factor are configured in RCU module.

Window &

Blending



Interrupts RED[7:0] LCD Timing Registers GREEN[7:0] Controller BLUE[7:0] Dithering HS VS Register DE Reloading **PIXCLK** Pixel Process Unit 0

Pixel Process Unit 1

Figure 23-1. TLI module block diagram

Pixel DMA

## 23.4. Signal description

AHB

TLI provides a 24-bit RGB Parallel display interface, which is shown in <u>Table 23-1. Pins of</u> <u>display interface provided by TLI</u>.

**Direction** Name Width **Description** Output HS 1 Horizontal synchronous Output VS 1 Vertical synchronous DE 1 Output Data enable **PIXCLK** 1 Output Pixel clock 8 Pixel red data Output RED[7:0] Output GREEN[7:0] 8 Pixel green data Output BLUE[7:0] 8 Pixel blue data

Table 23-1. Pins of display interface provided by TLI

#### 23.5. Function overview

#### 23.5.1. LCD display timing

LCD interface is a synchronous data interface with pixel clock, pixel data and horizontal and vertical synchronous signals. The *Figure 23-2. Display timing diagram* shows the signal timing of HS and VS for a whole frame. The timing parameters are configured in TLI\_SPSZ, TLI\_BPSZ, TLI\_ASZ and TLI\_TSZ registers. The timing values in these registers assume that the position of the first point is (0,0).






Figure 23-2. Display timing diagram

#### 23.5.2. Pixel DMA function

Following the configuration of Register module, the Pixel DMA reads pixel data from memory to the pixel buffer in internal PPU (Pixel Process Unit) continuously.

After enabled, the Pixel DMA begins to fetch pixel data from system and push these data into the pixel buffer in PPU as long as the pixel buffer is not full. It always tries to use BURST16 AHB transaction to fetch pixel data.

TLI supports 2 separate frame layers and each layer has a separate frame buffer address in system. The Pixel DMA has only one AHB access interface, so it will perform round-robin arbitration between the 2 layers during pixels fetching, if both layers are enabled.

FBADD in TLI\_LxFBADDR register define the frame buffer address or fetching address of each layer.

FLL in TLI\_LxFLLEN defines the line length in bytes of a frame. If the length of a frame line in bytes is N, program FLL with N+3.

There may be some spacing between two frame lines in system memory and the spacing information is defined by STDOFF in TLI\_LxFLLEN register. For example if the address of the first pixel in a frame line is M, and the address of the first pixel in the next frame line will be M+STDOFF. If there is no memory spacing between frame lines, just program STDOFF with FLL-3.

FTLN in TLI\_LxFTLN register defines the number of lines in a frame.



#### 23.5.3. Pixel formats

The Pixel DMA pushes pixel data into PPU in word format and PPU (Pixel Process Unit) is responsible for converting various pixel formats into an internal ARGB8888 format. TLI supports up to eight pixel formats as shown in <u>Table 23-2. Supported pixel formats</u>. The PPF[2:0] in TLI\_LxPPF register defines the pixel format.

ARGB8888 format needs 8-bits data in each channel (Alpha, Red, Green and Blue), while ARGB1555 and ARGB4444 formats have fewer bits than 8 in some channels. PPU converts these formats into ARGB8888 by filling LSBs with MSBs for each channel. When processing RGB888 and RGB565 formats, PPU assumes that Alpha=255 and also fill filling LSBs with MSBs if the channel bit number less than 8.

AL88, AL44 and L8 formats are LUT (Look-Up-Table) formats. In these channels, L is the address of the look-up table. TLI has 2 internal look-up tables: one for each layer. The internal look-up table size is 256x24bits (256 entries and each entry stores a 24-bits RGB value). When processing LUT format pixel, PPU reads out an entry from the look-up table and uses this entry as the RGB value. Because the address of look-up table is 8-bit, PPU also fill LSBs with MSBs if L channel has bits less than 8. The entries in the look-up tables are uninitialized after reset, so the application should initialize the look-up table with proper value using TLI\_LxLUT register before display a look-up table format layer. The TLI\_LxLUT is a write-only register and a write operation to this register will write an entry to the look-up table.

Each layer is able to be configured into color keying mode. The register LxCKEY defines a RGB value. When color keying mode is enabled for a layer, PPU will compare each RGB value of each pixel in this layer with the LxCKEY and force the pixel's ARGB value to 0 if the value matches.

Table 23-2. Supported pixel formats

PPF[2:0]	Pixel Format
000	ARGB8888
001	RGB888
010	RGB565
011	ARGB1555
100	ARGB4444
111	AL88
101	L8
110	AL44

#### 23.5.4. Layer window and blending function


TLI supports window function for each layer and blending function between two layers. TLI first perform window operation to each layer and then blend two layers into a frame.



The window function defines a display window, and each layer has separate window parameters defined by TLI\_LxHPOS and TLI\_LxVPOS registers. These window parameters define a window inside the layer. The pixel inside the window will keep its original value, while the pixel outside will be replaced with a default pixel defined in TLI\_LxDC register.

The blending units first blends Layer0 and BG Layer into a temporary layer, and then blends Layer1 and the temporary layer into destination layer. BG Layer's ARGB value is defined TLI\_BGC register. If a layer is disabled, blending function uses the layer's default color.

Figure 23-3. Block diagram of Blending



The general blending formula is:

$$BC=BF_1*C+BF_2*C_S$$
 (23-1)

- BC is blended color
- BF<sub>1</sub> is alpha calculation factor 1 of blending method
- C is current layer color
- BF<sub>2</sub> is alpha calculation factor 2 of blending method
- C<sub>S</sub> is subjacent layers blended color

The blend factor of current pixel is either normalization Pixel Alpha x normalization Specified Alpha or normalization Specified Alpha which is decided by register configuration.

#### 23.5.5. Layer configuration reload

As is described above, each layer has its own frame buffer, pixel format, window, default color configuration registers and each register has a shadow register. A shadow register share the same address with the real register. Each time when the application writes to a layer-related register address, the corresponding shadow registers is updated immediately, while the real register will not change until a reload operation and only the real register has effect to the TLI function.

There are two methods for application to trigger a reload operation: request reload and frame blank reload. For request reload mode, TLI begins to load the shadow registers into real registers immediately after application set RQR bit in TLI\_RL register. For frame blank reload mode, after setting FBR bit in TLI\_RL register, the TLI waits for a frame vertical blanking and load the shadow registers. In both modes, hardware automatically clears the RQR or FBR bit after successfully reload.



#### 23.5.6. Dithering function

The dithering module adds a 2-bit pseudo-random value to each pixel channel. This function is able to make the image smoother when 18-bits interface is used to display a 24-bit data. Application may switch on this function using DFEN bit in TLI\_CTL register.

### 23.6. Interrupts

There are several status and error flags in TLI, and interrupt may be asserted from these flags. The status flags will assert global interrupt, while the error flags will assert error interrupt.

Table 23-3. Status flags

Status Flag Name	Description
LMF	Line mark flag
LCRF	Layer configuration reloaded flag

Table 23-4. Error flags

Error Flag Name	Description						
TEF	Transaction error flag						
FEF	FIFO error flag						



# 23.7. Register definition

TLI base address: 0x4001 6800

### 23.7.1. Synchronous pulse size register (TLI\_SPSZ)

Address offset: 0x08

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved			HPSZ[11:0]										
					rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								VPSZ	[11:0]					

rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	HPSZ[11:0]	Size of the horizontal synchronous pulse  The HPSZ value should be configured to the pixels number of horizontal synchronous pulse minus 1.
15:12	Reserved	Must be kept at reset value.
11:0	VPSZ[11:0]	Size of the vertical synchronous pulse  The VPSZ value should be configured to the pixels number of vertical synchronous pulse minus 1.

## 23.7.2. Back-porch size register (TLI\_BPSZ)

Address offset: 0x0C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reser	rved							HBPSZ	<u>Z</u> [11:0]						
									r	w						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Reserved				VBPSZ[11:0]											

rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	HBPSZ[11:0]	Size of the horizontal back porch plus synchronous pulse



-		<b>35027</b> (100 0001 Mariaan
-		The HBPSZ value should be configured to the pixels number of horizontal back
		porch and synchronous pulse minus 1.
15:12	Reserved	Must be kept at reset value.
11:0	VBPSZ[11:0]	Size of the vertical back porch plus synchronous pulse
		The VBPSZ value should be configured to the pixels number of vertical back porch
		and synchronous pulse minus 1.

### 23.7.3. Active size register (TLI\_ASZ)

Address offset: 0x10

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved							HASZ	[11:0]					
									rv	V					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								VASZ	[11:0]					

rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	HASZ[11:0]	Size of the horizontal active area width plus back porch and synchronous pulse The HASZ value should be configured to the pixels number of horizontal active area width plus back porch and synchronous pulse minus 1.
15:12	Reserved	Must be kept at reset value.
11:0	VASZ[11:0]	Size of the vertical active area width plus back porch and synchronous pulse  The VASZ value should be configured to the pixels number of vertical active area height plus back porch and synchronous pulse minus 1.

## 23.7.4. Total size register (TLI\_TSZ)

Address offset: 0x14

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved							HTSZ	[11:0]					
									r	w					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								VTSZ	[11:0]					

rw



Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	HTSZ[11:0]	Horizontal total size of the display, including active area, back porch, synchronous pulse and front porch  The HTSZ value should be configured to the pixels number of horizontal active area width plus back porch, front porch and synchronous pulse minus 1.
15:12	Reserved	Must be kept at reset value.
11:0	VTSZ[11:0]	Vertical total size of the display, including active area, back porch, synchronous pulse and front porch  The VTSZ value should be configured to the pixels number of vertical active area height plus back porch, front porch and synchronous pulse minus 1.

## 23.7.5. Control register (TLI\_CTL)

Address offset: 0x18

Reset value: 0x0000 2220

HPPS	VPPS	DEPS	CLKPS						Reserved						DFEN
rw	rw	rw	rw												rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		RDB[2:0]		Reserved		GDB[2:0]		Reserved		BDB[2:0]			Reserved		TLIEN

Bits	Fields	Descriptions
31	HPPS	Horizontal pulse polarity selection
		0: Horizontal Synchronous Pulse active low
		1: Horizontal Synchronous Pulse active high
30	VPPS	Vertical pulse polarity selection
		0: Vertical Synchronous Pulse active low
		1: Vertical Synchronous Pulse active high
29	DEPS	Data enable polarity selection
		0: Data Enable active low
		1: Data Enable active high
28	CLKPS	Pixel clock polarity selection
		0: Pixel Clock is TLI clock
		1: Pixel Clock is inverted TLI clock
27:17	Reserved	Must be kept at reset value.
16	DFEN	Dither function enable



		0: Dither function disable
		1: Dither function enable
15	Reserved	Must be kept at reset value.
14:12	RDB[2:0]	Red channel dither bits number
		Fixed to 2, read only
11	Reserved	Must be kept at reset value.
10:8	GDB[2:0]	Green channel dither bits number
		Fixed to 2, read only
7	Reserved	Must be kept at reset value.
6:4	BDB[2:0]	Blue channel dither bits number
		Fixed to 2, read only
3:1	Reserved	Must be kept at reset value.
0	TLIEN	TLI enable bit
		0: TLI disable
		1: TLI enable

## 23.7.6. Reload layer register (TLI\_RL)

Address offset: 0x24

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												FBR	RQR	

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	FBR	Frame blank reload
		This bit is set by software and cleared by hardware after reloading
		0: Reload disable
		1: The layer configuration will be reloaded into core at frame blank
0	RQR	Request reload
		This bit is set by software and cleared by hardware after reloading
		0: Reload disable



1: The layer configuration will be reloaded into core after this bit sets

## 23.7.7. Background color register (TLI\_BGC)

Address offset: 0x2C

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	Reserved									BVR[7:0]									
											r	N							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	BVG[7:0]								BVB[7:0]										
	rw.										-								

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:16	BVR[7:0]	Background value red
15:8	BVG[7:0]	Background value green
7:0	BVB[7:0]	Background value blue

## 23.7.8. Interrupt enable register (TLI\_INTEN)

Address offset: 0x34

Reset value: 0x0000 0000

				9				,	`	,						
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												LCRIE	TEIE	FEIE	LMIE
_													rw/	rw	rw/	rw.

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	LCRIE	Layer configuration reloaded interrupt enable  0: Layer configuration reloaded flag won't generate an interrupt
		1: Layer configuration reloaded flag will generate an interrupt
2	TEIE	Transaction error interrupt enable  0: Transaction error flag won't generate an interrupt



1: Transaction error flag will generate an interrupt

1 FEIE FIFO error interrupt enable
0: FIFO error flag won't generate an interrupt
1: FIFO error flag will generate an interrupt
0 LMIE Line mark interrupt enable
0: Line mark flag won't generate an interrupt
1: Line mark flag will generate an interrupt

## 23.7.9. Interrupt flag register (TLI\_INTF)

Address offset: 0x38

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

		11113 1	egistei	nas to	be acc	esseu	Dy WOI	u (32-b	11.)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Res	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												TEF	FEF	LMF
												r	r	r	r

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	LCRF	Layer configuration reloaded flag
		0: No layer configuration reloaded flag
		1: Layer configuration is reloaded triggered by FBR bit in TLI_RL
2	TEF	Transaction error flag
		0: No transaction error flag
		1: A transaction error on AHB bus occurs
1	FEF	FIFO error flag
		0: No FIFO error flag
		1: A FIFO under-run error occurs
		The under-run error occurs when the value written in TLI_LxFLLEN and
		TLI_LxFTLN is less than required.
0	LMF	Line mark flag
		0: No line mark flag
		1: Line number reaches the specified value in TLI_LM

### 23.7.10. Interrupt flag clear register (TLI\_INTC)

Address offset: 0x3C



Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												TEC	FEC	LMC
												w	w	w	w

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3	LCRC	Layer configuration reloaded flag clear
		Write 1 to clear layer configuration reloaded flag
2	TEC	Transaction error flag clear
		Write 1 to clear transaction error flag
1	FEC	FIFO error flag clear
		Write 1 to clear FIFO error flag
0	LMC	Line mark flag clear
		Write 1 to clear line mark flag

#### 23.7.11. Line mark register (TLI\_LM)

Address offset: 0x40

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

Reserved Reserved LM[10:0]

Bits Fields Descriptions

31:11 Reserved Must be kept at reset value.

10:0 LM[10:0] Line mark value
The LMF bit in TLI\_INTF will be set after the line number reaches this value



### 23.7.12. Current pixel position register (TLI\_CPPOS)

Address offset: 0x44

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	HPOS[15:0]														
г															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							VPOS	S[15:0]							

r

Bits	Fields	Descriptions
31:16	HPOS[15:0]	Horizontal position
		Horizontal position of the current displayed pixel
15:0	VPOS[15:0]	Vertical position
		Vertical position of the current displayed pixel

#### 23.7.13. Status register (TLI\_STAT)

Address offset: 0x48 Reset value: 0x0000 000F

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	0	8	7	6	5	4	3	2	1	0
10	14	13	12	11	10	9	0		0	<u> </u>	4		2	'	U
Reserved												HS	VS	HDE	VDE
												•			

**Fields Bits Descriptions** 31:4 Reserved Must be kept at reset value. 3 HS Current HS status of the TLI ٧S Current VS status of the TLI 2 HDE Current HDE status 1 0: HPOS in TLI\_CPPOS register is not between the HBPSZ in TLI\_BPSZ register and HASZ in TLI\_ASZ register. 1: HPOS in TLI\_CPPOS register is between the HBPSZ in TLI\_BPSZ register and HASZ in TLI\_ASZ register. **VDE** Current VDE status



0: VPOS in TLI\_CPPOS register is not between the VBPSZ in TLI\_BPSZ register and VASZ in TLI\_ASZ register.

1: VPOS in TLI\_CPPOS register is between the VBPSZ in TLI\_BPSZ register and VASZ in TLI\_ASZ register.

#### 23.7.14. Layer x control register (TLI\_LxCTL) (x = 0,1)

Address offset: 0x84+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved						LUTEN	Rese	erved	CKEYEN	LEN
•											rw			rw	rw

Bits	Fields	Descriptions
31:5	Reserved	Must be kept at reset value.
4	LUTEN	LUT enable
		0: LUT is disabled
		1: LUT is enabled
3:2	Reserved	Must be kept at reset value.
1	CKEYEN	Color keying enable
		0: Color keying is disabled
		1: Color keying is enabled
0	LEN	Layer enable
		0: This layer is disabled
		1: This layer is enabled

#### 23.7.15. Layer x horizontal position parameters register ( $TLI_LxHPOS$ ) (x = 0,1)

Address offset: 0x88+0x80\*x x=0 or 1

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved							WRP	[11:0]					
									n	N					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved							WLP	[11:0]					



r٧

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	WRP[11:0]	Window right position
15:12	Reserved	Must be kept at reset value.
11:0	WLP[11:0]	Window left position

# 23.7.16. Layer x vertical position parameters register (TLI\_LxVPOS) (x = 0,1)

Address offset: 0x8C+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	77 26 25 24 23 22 21 20 19 18 17 16										
	Rese	erved							WBP	[11:0]					
									r	w					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								WTP	[11:0 ]					

rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:16	WBP[11:0]	Window bottom position
15:12	Reserved	Must be kept at reset value.
11:0	WTP[11:0]	Window top position

# 23.7.17. Layer x color key register (TLI\_LxCKEY) (x = 0,1)

Address offset: 0x90+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved							CKEY	R[7:0]			
											n	N			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			CKEY	G[7:0]							CKEY	B[7:0]			

v rv



Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:16	CKEYR[7:0]	Color key red
15:8	CKEYG[7:0]	Color key green
7:0	CKEYB[7:0]	Color key blue

If the pixel RGB value in a layer equals the value in TLI\_LxCKEY, the pixel RGB value is reset to 0. That means these pixels is transparent to other layers.

### 23.7.18. Layer x packeted pixel format register (TLI\_LxPPF) (x = 0,1)

Address offset: 0x94+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

			9.010.				. ,	- (	/						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Reserved								PPF[2:0]	

rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2:0	PPF[2:0]	Packeted Pixel Format
		These bits configures the Packeted Pixel format
		000: ARGB8888
		001: RGB888
		010: RGB565
		011: ARGB1555
		100: ARGB4444
		101: L8
		110: AL44
		111: AL88

### 23.7.19. Layer x specified alpha register (TLI\_LxSA) (x = 0.1)

Address offset: 0x98+0x80\*x x=0 or 1

Reset value: 0x0000 00FF

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



algazat										OD.	02/ (		)	iviaii	uui
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							SA[	7:0]			

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	SA[7:0]	Specified alpha
		The Alpha value used for blending

### 23.7.20. Layer x default color register (TLI\_LxDC) (x = 0,1)

Address offset: 0x9C+0x80\*x x=0 or1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DCA[7:0]										DCR	[7:0]			
			rv	v							n	N			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DCG[7:0]										DCB	[7:0]			
								•							•

Bits	Fields	Descriptions
31:24	DCA[7:0]	The default color alpha
23:16	DCR[7:0]	The default color red
15:8	DCG[7:0]	The default color green
7:0	DCB[7:0]	The default color blue

The default color of a layer takes effect when the layer is disabled or outside the window defined in TLI\_LxHPOS and TLI\_LxVPOS.

#### 23.7.21. Layer x blending register (TLI\_LxBLEND) (x = 0.1)

Address offset: 0xA0+0x80\*x x=0 or 1

Reset value: 0x0000 0607

This register has to be accessed by word (32-bit)

Reserved



#### GD32A490 User Manual

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved					ACF1[2:0]				Reserved					ACF2[2:0]		
						rw								rw		

**Bits Fields Descriptions** 31:11 Reserved Must be kept at reset value. 10:8 ACF1[2:0] Alpha calculation factor 1 of blending method 000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: normalization Specified Alpha 101: Reserved 110: normalization Pixel Alpha x normalization Specified Alpha 111:Reserved 7:3 Reserved Must be kept at reset value. ACF2[2:0] Alpha calculation factor 2 of blending method 2:0 000: Reserved 001: Reserved 010: Reserved 011: Reserved 100: Reserved 101:1- normalization specified alpha 110: Reserved 111: 1-normalization pixel alpha x normalization specified alpha

#### 23.7.22. Layer x frame base address register (TLI\_LxFBADDR) (x = 0,1)

Address offset: 0xAC+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							FBADD	[31:16]							
•							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FBADI	D[15:0]							

rw

Bits	Fields	Descriptions
31:0	FBADD[[31:0]	Frame buffer base address
		The base address of frame buffer



# 23.7.23. Layer x frame line length register (TLI\_LxFLLEN) (x = 0,1)

Address offset: 0xB0+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved						STDOFF[13:0]								
								r	w						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved							FLL[	13:0]						

rw

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:16	STDOFF[13:0]	Frame buffer stride offset  This value defines the bytes number from start of a line to the start of next line
15:14	Reserved	Must be kept at reset value.
13:0	FLL[13:0]	Frame line length
		This value defines the bytes number of a line plus 3

## 23.7.24. Layer x frame total line number register (TLI\_LxFTLN) (x = 0,1)

Address offset: 0xB4+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved				FTLN[10:0]										

rv

Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10:0	FTLN[10:0]	Frame total line number
		This value defines the line number in a frame



# 23.7.25. Layer x look up table register (TLI\_LxLUT) (x = 0,1)

Address offset: 0xC4+0x80\*x x=0 or 1

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			TADD	[7:0]							TR[	7:0]			
			W	1							V	V			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			TG[	7:0]							TB[	7:0]			

**Bits Fields Descriptions** 31:24 TADD[7:0] Look up table write address The entry at this address in LUT will be updated with the value of RED, GREEN and BLUE written Red channel of a LUT entry 23:16 TR[7:0] 15:8 TG[7:0] Green channel of a LUT entry 7:0 TB[7:0] Blue channel of a LUT entry



# 24. Secure digital input/output interface (SDIO)

## 24.1. Introduction

The secure digital input/output interface (SDIO) defines the SD/SD I/O /MMC CE-ATA card host interface, which provides command/data transfer between the APB2 system bus and SD memory cards, SD I/O cards, Multimedia Card (MMC), and CE-ATA devices.

The supported SD memory card and SD I/O card system specifications are defined in the SD card Association website at <a href="www.sdcard.org">www.sdcard.org</a>.

The supported Multimedia Card system specifications are defined through the Multimedia Card Association website at <a href="www.jedec.org">www.jedec.org</a>, published by the JEDEC SOLID STATE TECHNOLOGY ASSOCIATION.

The supported CE-ATA system specifications are defined through the CE-ATA workgroup website at <a href="https://www.ce-ata.org">www.ce-ata.org</a>.

## 24.2. Main features

The SDIO features include the following:

- MMC: Full support for Multimedia Card System Specification Version 4.2(and previous versions) Card and three different data bus modes: 1-bit (default), 4-bit and 8-bit
- SD Card: Full support for SD Memory Card Specifications Version 2.0
- **SD I/O:** Full support for *SD I/O Card Specification Version 2.0* card and two different data bus modes: 1-bit (default) and 4-bit
- CE-ATA: Full compliance with CE-ATA digital protocol Version 1.1
- 48MHz data transfer frequency and 8-bit data transfer mode.
- Interrupt and DMA request to processor.
- Completion Signal enables and disable feature (CE-ATA).

**Note:** SDIO supports only one SD, SD I/O, MMC4.2 card or CE-ATA device at any one time and a stack of MMC4.1 or previous.

# 24.3. SDIO bus topology

After a power-on reset, the host must initialize the card by a special message-based bus protocol.

Each message is represented by one of the following tokens:



**Command**: a command is a token which starts an operation. A command is sent from the host to a card. A command is transferred serially on the CMD line.

**Response**: a response is a token which is sent from the card to the host as an answer to a previously received command. A response is transferred serially on the CMD line.

**Data**: data can be transferred from the card to the host or vice versa. Data is transferred via the data lines. The number of data lines used for the data transfer can be 1(DAT0), 4(DAT0-DAT3) or 8(DAT0-DAT7).

The structure of commands, responses and data blocks is described in <u>Card functional</u> <u>description</u>. One data transfer is a bus operation.


There are different types of operations. Addressed operations always contain a command and a response token. In addition, some operations have a data token; the others transfer their information directly within the command or response structure. In this case no data token is present in an operation. The bits on the DAT0-DAT7 and CMD lines are transferred synchronous to the host clock.

Two types of data transfer commands are defined:

- Stream commands: These commands initiate a continuous data stream; they are terminated only when a stop command follows on the CMD line. This mode reduces the command overhead to an absolute minimum (only MMC supports).
- Block-oriented commands: These commands send a data block successfully by CRC bits. Both read and write operations allow either single or multiple block transmission. A multiple block transmission is terminated when a stop command follows on the CMD line similarly to the sequential read.

The basic transaction on the bus is the command/response transaction (refer to <u>Figure 24-1. SDIO "no response" and "no data" operations</u>). This type of bus transaction transfers their information directly within the command or response structure. In addition, some operations have a data token. Data transfers to/from the Card/Device are done in blocks.

Figure 24-1. SDIO "no response" and "no data" operations



Note that the Multiple Block operation mode is faster than Single Block operation. A multiple block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the host to use single or multiple data lines. *Figure 24-2. SDIO multiple blocks read operation* is the multiple blocks read operation and *Figure 24-3. SDIO multiple* 



**blocks write operation** is the multiple block write operation. The block write operation uses a simple busy signal of the write operation duration on the data (DAT0) line. CE-ATA device has an optional busy before it is ready to receive the data.

Figure 24-2. SDIO multiple blocks read operation





Figure 24-3. SDIO multiple blocks write operation



Data transfers to/from SD memory cards, SD I/O cards (both IO only card and combo card) and CE-ATA device are done in data blocks. Data transfers to/from MMC are done in data blocks or streams. *Figure 24-4. SDIO sequential read operation* and *Figure 24-5. SDIO sequential write operation* are the stream read and write operation.

Figure 24-4. SDIO sequential read operation







Figure 24-5. SDIO sequential write operation




# 24.4. SDIO functional description

The following figure shows the SDIO structure. There have two main parts:

- The SDIO adapter block consists of control unit which manage clock, command unit which manage command transfer, data unit which manage data transfer.
- The APB interface block contains access registers by APB2 bus, contains FIFO unit which is data FIFO used for data transfer, and generates interrupt and DMA request signals.

Figure 24-6. SDIO block diagram



## 24.4.1. SDIO adapter

The SDIO adapter contains control unit, command unit and data unit, and generates signals to cards. The signals is descript bellow:

SDIO\_CLK: The SDIO\_CLK is the clock provided to the card. Each cycle of this signal directs



a one bit transfer on the command line (SDIO\_CMD) and on all the data lines (SDIO\_DAT). The SDIO\_CLK frequency can vary between 0 MHz and 20 MHz for a Multimedia Card V3.31, between 0 and 48 MHz for a Multimedia Card V4.2, or between 0 and 25 MHz for an SD/SD I/O card.

The SDIO uses two clock signals: SDIO adapter clock (SDIOCLK ≤ 48MHz) and APB2 bus clock (PCLK2).

The frequency of PCLK2 must be no less than the 3/8 frequency of SDIO\_CLK.

**SDIO\_CMD**: This signal is a bidirectional command channel used for card initialization and transfer of commands. Commands are sent from the SDIO controller to the card and responses are sent from the card to the host. The CMD signal has two operation modes: open-drain for initialization (only for MMC3.31 or previous), and push-pull for command transfer (SD/SD I/O card MMC4.2 use push-pull drivers also for initialization).

**SDIO\_DAT[7:0]**: These are bidirectional data channels. The DAT signals operate in push-pull mode. Only the card or the host is driving these signals at a time. By default, after power up or reset, only DAT0 is used for data transfer. A wider data bus can be configured for data transfer, using either DAT0-DAT3 or DAT0-DAT7 (just for MMC4.2), by the SDIO controller. The SDIO includes internal pull-ups for data lines DAT1-DAT7. Right after entering to the 4-bit mode the card disconnects the internal pull-ups of lines DAT1 and DAT2 (DAT3 internal pull-up is left connected due to the SPI mode CS usage). Correspondingly right after entering to the 8-bit mode the card disconnects the internal pull-ups of lines DAT1, DAT2 and DAT4-DAT7.

Table 24-1, SDIO I/O definitions

Pin function	Direction	Description					
SDIO_CLK	0	SD/SD I/O /MMC clock					
SDIO_CMD	I/O	Command input/output					
SDIO_DAT[7:0] I/O		Data input/output for data lines DAT[7:0]					

The SDIO adapter is an interface to SD/SD I/O /MMC/CE-ATA. It consists of three subunits:

#### **Control unit**

The control unit contains the power management functions and the clock management functions for the memory card clock. The power management is controlled by SDIO\_PWRCTL register which implements power off or power on. The power saving mode configured by setting CLKPWRSAV bit in SDIO\_CLKCTL register, which implements close the SDIO\_CLK when the bus is idle. The clock management generates SDIO\_CLK to card. The SDIO\_CLK is generated by a divider of SDIOCLK when CLKBYP bit in SDIO\_CLKCTL register is 0, or directly SDIOCLK when CLKBYP bit in SDIO\_CLKCTL register is 1.

The Hardware clock control is enabled by setting HWCLKEN in SDIO\_CLKCTL register. This functionality is used to avoid FIFO underrun and overrun errors by hardware control the SDIO\_CLK on/off depending on the system bus is very busy or not. When the FIFO cannot



receive or transmit data, the host will stop the SDIO\_CLK and freeze SDIO state machines to avoid the corresponded error. Only state machines are frozen, the APB2 interface is still alive. So, the FIFO can access by APB2 bus.

#### **Command unit**

The command unit implements command transfer to the card. The data transfer flow is controlled by Command State Machine (CSM). After a write operation to SDIO\_CMDCTL register and CSMEN in SDIO\_CMDCTL register is 1, the command transfer starts. It firstly sends a command to the card. The command contains 48 bits send by SDIO\_CMD signal which sends 1 bits to card at one SDIO\_CLK. The 48 bits command contains 1 bit Start bit, 1 bit Transmission bit, 6 bits command index defined by CMDIDX bits in SDIO\_CMDCTL register, 32 bits argument defined in SDIO\_CMDAGMT register, 7 bits CRC, and 1 bit end bit. Then receive response from the card if CMDRESP in SDIO\_CMDCTL register is not 0b00/0b10. There are short response which have 48 bits or long response which have 136 bits. The response stores in SDIO\_RESP0 - SDIO\_RESP3 registers. The command unit also generates the command status flags defined in SDIO\_STAT register.

#### Command state machine

CS	_ldle	After reset, ready t	to send c	ommand.
	1.CSM enabled and WAITDEND enabled			CS_Pend
	2.CSM enabled and WAITDEND disabled			CS_Send
	3.CSM disabled		$\rightarrow$	CS_Idle

**Note:** The state machine remains in the Idle state for at least eight SDIO\_CLK periods to meet the  $N_{CC}$  and  $N_{RC}$  timing constraints.  $N_{CC}$  is the minimum delay between two host commands, and  $N_{RC}$  is the minimum delay between the host command and the response.

CS_	_Pend	Waits for the end	ansfer.	
	1.The data transfer complete		$\rightarrow$	CS_Send
	2.CSM disabled		$\rightarrow$	CS_ldle

CS	_Send	Sending the comm	Sending the command.			
	1.The command transmitted has response			CS_Wait		
	2.The command transmitted does	n't have response	$\rightarrow$	CS_Idle		
	3.CSM disabled		$\rightarrow$	CS_Idle		

CS	_Wait	Wait for the start b	Wait for the start bit of the response.				
	1.Receive the response(detected	the start bit)	$\rightarrow$	CS_Receive			
	2.Timeout is reached without rece	iving the response	$\rightarrow$	CS_Idle			
	3.CSM disabled		$\rightarrow$	CS_Idle			
	Note: The command timeout has a fixed value of 64 SDIO_CLK clock periods.						



CS_	Receive	Receive the	respo	nse and	check the CRC.
	1.Response Received in CE-	ATA mode	and	$\rightarrow$	CS_Waitcompl
	interrupt disabled and wait for C	E-ATA Comn	nand		
	Completion signal enabled				
	2.Response Received in CE-	ATA mode	and	$\rightarrow$	CS_Pend
	interrupt disabled and wait for C	E-ATA Comn	nand		
	Completion signal disabled				
	3.CSM disabled			$\rightarrow$	CS_ldle
	4.Response received			$\rightarrow$	CS_ldle
	5.Command CRC failed			$\rightarrow$	CS_ldle

CS_	_Waitcompl	Wait for the Comm	npletion signal.	
	1.CE-ATA Command Completion signal received			CS_ldle
	2.CSM disabled		$\rightarrow$	CS_ldle
	3.Command CRC failed		$\rightarrow$	CS_Idle

## Data unit

The data unit performs data transfers to and from cards. The data transfer uses SDIO\_DAT[7:0] signals when 8-bits data width (BUSMODE bits in SDIO\_CLKCTL register is 0b10), use SDIO\_DAT[3:0] signals when 4-bits data width (BUSMODE bits in SDIO\_CLKCTL register is 0b01), or SDIO\_DAT[0] signal when 1-bit data width (BUSMODE bits in SDIO\_CLKCTL register is 0b00). The data transfer flow is controlled by Date State Machine (DSM). After a write operation to SDIO\_DATACTL register and DATAEN in SDIO\_DATACTL register is 1, the data transfer starts. It sends data to card when DATADIR in SDIO\_DATACTL register is 0, or receive data from card when DATADIR in SDIO\_DATACTL register is 1. The data unit also generates the data status flags defined in SDIO\_STAT register.

## Data state machine

DS_Idle	The data unit is inactive, waiting for send and receive					
1.DSM enabled and data transfe	r direction is from	$\rightarrow$	DS_WaitS			
host to card	host to card					
2.DSM enabled and data transfe	2.DSM enabled and data transfer direction is from					
card to host						
3.DSM enabled and Read Wait S	started and SD I/O	$\rightarrow$	DS_Readwait			
mode enabled						

DS_	WaitS	Wait until the data FIFO empty flag is deasserted or data				
		transfer ended.				
	1.Data transfer ended		$\rightarrow$	DS_Idle		
	2.DSM disabled		$\rightarrow$	DS_Idle		



3.Data FIFO empty flag is deasserted	$\rightarrow$	DS_Send
--------------------------------------	---------------	---------

DS_	Send	Transmit data to th	ne card.	
	1.Data block transmitted		$\rightarrow$	DS_Busy
	2.DSM disabled		$\rightarrow$	DS_Idle
	3.Data FIFO underrun error occur	'S	$\rightarrow$	DS_Idle
	4. Internal CRC error		$\rightarrow$	DS_Idle

DS_	Busy	Waits for the CRC	ag.	
	1.Receive a positive CRC status		$\rightarrow$	DS_WaitS
	2.Receive a negative CRC status		$\rightarrow$	DS_Idle
	3.DSM disabled		$\rightarrow$	DS_Idle
	4.Timeout occurs		$\rightarrow$	DS_Idle
	Note: The command timeout prog	grammed in the data	a timer re	gister (SDIO_DATATO).

DS_	WaitR	Wait for the start b	Wait for the start bit of the receive data.						
	1.Data receive ended		$\rightarrow$	DS_ldle					
	2.DSM disabled		$\rightarrow$	DS_ldle					
	3.Data timeout reached		$\rightarrow$	DS_ldle					
	4.Receives a start bit before time	out	$\rightarrow$	DS_Receive					
	Note: The command timeout programmed in the data timer register (SDIO_DATATO).								

DS_	Receive	Receive data from the card and write it to the data FIF				
	1.Data block received	$\rightarrow$	DS_WaitR			
	2.Data transfer ended	$\rightarrow$	DS_WaitR			
	3.Data FIFO overrun error occurs	3	$\rightarrow$	DS_ldle		
	4.Data received and Read Wait S	Started and SD I/O	$\rightarrow$	DS_Readwait		
	mode enabled					
	5.DSM disabled or CRC fails		$\rightarrow$	DS_ldle		

DS	_Readwait	Wait for the read v	command.	
	1.ReadWait stop enabled		$\rightarrow$	DS_WaitR
	2.DSM disabled		$\rightarrow$	DS_Idle

## 24.4.2. APB2 interface

The APB2 interface implements access to SDIO registers, data FIFO and generates interrupt and DMA request. It includes a data FIFO unit, registers unit, and the interrupt / DMA logic.

The interrupt logic generates interrupt when at least one of the selected status flags is high. An interrupt enable register is provided to allow the logic to generate a corresponding interrupt.



The DMA interface provides a method for fast data transfers between the SDIO data FIFO and memory. The following example describes how to implement this method:

- 1. Completes the card identification process
- 2. Increase the SDIO\_CLK frequency
- 3. Send CMD7 to select the card and configure the bus width
- 4. Configure the DMA1 as follows:

Open the DMA1 controller and clear any pending flags. Configure the DMA1 \_Channel3 or DMA1 \_Channel6 Peripheral4 source address register with the memory base address and DMA1 \_Channel3 or DMA1 \_Channel6 Peripheral4 destination address register with the SDIO\_FIFO register address. Configure DMA1 \_Channel3 or DMA1 \_Channel6 Peripheral4 control register (memory with increment transfer, peripheral with not increment transfer, peripheral and memory data size is word size). Program the incremental burst transfer to 4 on peripheral side in DMA1 \_Channel 3 or DMA1 \_Channel 6 Peripheral4.

5. Write block to card as follows:

Write the data size in bytes in the SDIO\_DATALEN register. Write the block size in bytes (BLKSZ) in the SDIO\_DATACTL register; the host sends data in blocks of size BLKSZ each. Program SDIO\_CMDAGMT register with the data address, where data should be written. Program the SDIO command control register (SDIO\_CMDCTL): CMDIDX with 24, CMDRESP with 1 (SDIO card host waits for a short response); CSMEN with '1' (enable to send a command). Other fields are their reset value.

When the CMDRECV flag is set, program the SDIO data control register (SDIO\_DATACTL): DATAEN with 1 (enable to send data); DATADIR with 0 (from controller to card); TRANSMOD with 0 (block data transfer); DMAEN with 1 (DMA enabled); BLKSZ with 0x9 (512 bytes). Other bits don't care.

Wait for DTBLKEND flag is set. Check that no channels are still enabled by polling the DMA Interrupt Flag register.

It consists the following subunits:

## Register unit

The register unit which contains all system registers generates the signals to control the communication between the controller and card.

#### **Data FIFO**

The data FIFO unit has a data buffer, uses as transmit and receive FIFO. The FIFO contains a 32-bit wide, 32-word deep data buffer. The transmit FIFO is used when write data to card and TXRUN in SDIO\_STAT register is 1. The data to be transferred is written to transmit FIFO by APB2 bus, the data unit in SDIO adapter read data from transmit FIFO, and then send the data to card. The receive FIFO is used when read data from card and RXRUN in SDIO\_STAT



register is 1. The data to be transferred is read from the card and then write to receive FIFO. The data in receive FIFO is read to APB2 bus when needed. This unit also generates FIFO flags in SDIO STAT registers.

## 24.5. Card functional description

## 24.5.1. Card registers

Within the card interface registers are defined: OCR, CID, CSD, EXT\_CSD, RCA, DSR and SCR. These can be accessed only by corresponding commands. The OCR, CID, CSD and SCR registers carry the card/content specific information, while the RCA and DSR registers are configuration registers storing actual configuration parameters. The EXT\_CSD register carries both, card specific information and actual configuration parameters. For specific information, please refer to the relevant specifications.

**OCR register**: The 32-bit operation conditions register (OCR) stores the  $V_{DD}$  voltage profile of the card and the access mode indication (MMC). In addition, this register includes a status information bit. This status bit is set if the card power up procedure has been finished. The register is a little different between MMC and SD card. The host can use CMD1 (MMC), ACMD41 (SD memory), CMD5 (SD I/O) to get the content of this register.

**CID register**: The Card Identification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase. Every individual Read/Write (RW) card shall have a unique identification number. The host can use CMD2 and CMD10 to get the content of this register.

**CSD register**: The Card-Specific Data register provides information regarding access to the card contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used, etc. The programmable part of the register can be changed by CMD27. The host can use CMD9 to get the content of this register.

**Extended CSD Register**: Just MMC4.2 has this register. The Extended CSD register defines the card properties and selected modes. It is 512 bytes long. The most significant 320 bytes are the Properties segment, which defines the card capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the card is working in. These modes can be changed by the host by means of the SWITCH command. The host can use CMD8 (just MMC supports this command) to get the content of this register.

**RCA register**: The writable 16-bit relative card address register carries the card address that is published by the card during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The host can use CMD3 to ask the card to publish a new relative address (RCA).

Note: The default value of the RCA register is 0x0001(MMC) or 0x0000(SD/SD I/O). The



default value is reserved to set all cards into the Stand-by State with CMD7.

**DSR register (Optional)**: The 16-bit driver stage register can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of cards). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0x404. The host can use CMD4 to get the content of this register.

**SCR register**: Just SD/SD I/O (if has memory port) have this register. In addition to the CSD register, there is another configuration register named SD CARD Configuration Register (SCR), which is only for SD card. SCR provides information on the SD Memory Card's special features that were configured into the given card. The size of SCR register is 64 bits. This register shall be set in the factory by the SD Memory Card manufacturer. The host can use ACMD51 to get the content of this register.

#### **24.5.2.** Commands

### **Commands types**

There are four kinds of commands defined to control the Card:

- Broadcast commands (bc), no response
- Broadcast commands with response (bcr) response from all cards simultaneously
- Addressed (point-to-point) commands (ac) no data transfer on DAT
- Addressed (point-to-point) data transfer commands (adtc) data transfer on DAT

#### **Command format**

All commands have a fixed code length of 48 bits, as show in <u>Figure 24-7. Command Token Format</u>, needing a transmission time of 1.92µs (25 MHz) 0.96µs(50 MHz) and 0.92us(52 MHz).

Figure 24-7. Command Token Format




Table 24-2. Command format

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width	1	1	6	32	7	1
Value	'0'	<b>'1'</b>	x	х	x	'1'
Description	start bit	transmission bit	command index	argument	CRC7	end bit

A command always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (host = 1). The next 6 bits indicate the index of the command, this value being interpreted as a binary coded number (between 0 and 63). Some commands need an



argument (e.g. an address), which is coded by 32 bits. A value denoted by 'x' in the table above indicates this variable is dependent on the command. All commands are protected by a CRC7. Every command code word is terminated by the end bit (always 1).

#### **Command classes**

The command set of the Card system is divided into several classes (See <u>Table 24-3. Card command classes (CCCs)</u>). Each class supports a set of card functionalities. <u>Table 24-3. Card command classes (CCCs)</u> determines the setting of CCC from the card supported commands.

For SD cards, Class 0, 2, 4, 5 and 8 are mandatory and shall be supported. Class 7 except CMD40 is mandatory for SDHC. The other classes are optional. The supported Card Command Classes (CCC) are coded as a parameter in the card specific data (CSD) register of each card, providing the host with information on how to access the card.

For MMC cards, Class 0 is mandatory and shall be supported. The other classes are either mandatory only for specific card types or optional. By using different classes, several configurations can be chosen (e.g. a block writable card or a stream readable card). The supported Card Command Classes (CCC) are coded as a parameter in the card specific data (CSD) register of each card, providing the host with information on how to access the card.

For CE-ATA device, the device shall support the MMC commands required to achieve the transfer state during device initialization. Other interface configuration settings, such as bus width, may require additional MMC commands also be supported. See the MMC reference. CE-ATA makes use of the following MMC commands: CMD0 - GO\_IDLE\_STATE, CMD12 - STOP\_TRANSMISSION, CMD39 - FAST\_IO, CMD60 - RW\_MULTIPLE\_REGISTER, CMD61 - RW\_MULTIPLE\_BLOCK. GO\_IDLE\_STATE (CMD0), STOP\_TRANSMISSION (CMD12), and FAST\_IO (CMD39) are as defined in the MMC reference. RW\_MULTIPLE\_REGISTER (CMD60) and RW\_MULTIPLE\_BLOCK (CMD61) are MMC commands defined by CE-ATA.

Table 24-3. Card command classes (CCCs)

	Card command class(CCC)	0	1	2	3	4	5	6	7	8	9	10	11
Supported command	Class description	basic	Stream read	Block read	Stream write	Block write	erase	write protection	Lock card	application specific	I/O mode	switch	reserved
CMD0	М	+											
CMD1	М	+											
CMD2	М	+											



							OL	JJZF	1490	03		anu	<u> </u>
CMD3	М	+											
CMD4	М	+											
CMD5	0										+		
CMD6	М											+	
CMD7	М	+											
CMD8	М	+											
CMD9	М	+											
CMD10	М	+											
CMD11	М		+										
CMD12	М	+											
CMD13	М	+											
CMD14	M	+											
CMD15	M	+											
CMD16	M			+		+			+				
CMD17	M			+									
CMD18	М			+									
CMD19	М	+											
CMD20	М				+								
CMD23	М			+		+							
CMD24	М					+							
CMD25	М					+							
CMD26	М					+							
CMD27	M					+							
CMD28	M							+					
CMD29	M							+					
CMD30	M							+					
CMD32	M						+						
CMD33	M						+						
CMD34	0											+	
CMD35	0											+	
CMD36	0											+	
CMD37	0											+	
CMD38	М						+						
CMD39											+		
CMD40											+		
CMD42									+				
CMD50	0											+	
CMD52	0										+		
CMD53	0										+		
CMD55	М									+			
CMD56	М									+			
CMD57	0											+	

CMD60	М					+		
CMD61	М					+		
ACMD6	М					+		
ACMD13	М					+		
ACMD22	М					+		
ACMD23	М					+		
ACMD41	М					+		
ACMD42	М					+		
ACMD51	М					+		

**Note:** 1.CMD1, CMD11, CMD14, CMD19, CMD20, CMD23, CMD26, CMD39 and CMD40 are only available for MMC.CMD5, CMD32-34, CMD50, CMD52, CMD53, CMD57 and ACMDx are only available for SD card. CMD60, CMD61 are only available for CE-ATA device.

- 2. All the ACMDs shall be preceded with APP\_CMD command (CMD55).
- 3. CMD8 has different meaning for MMC and SD memory.

## **Detailed command description**

The following tables describe in detail all bus commands. The responses R1-R7 are defined in <u>Responses</u>. The registers CID, CSD and DSR are described in <u>Card registers</u>. The card shall ignore stuff bits and reserved bits in an argument.

Table 24-4. Basic commands (class 0)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	Resets all cards to idle state
CMD1	bc	[31:0] OCR without busy	R3		Asks the card, in idle state, to send its Operating Conditions Register contents in the response on the CMD line.
CMD2	bcr	[31:0] stuff bits	R2	ALL SEND CID	Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond)
CMD3	bcr	[31:0] stuff bits	R6	SEND_RELATIVE_A DDR	Ask the card to publish a new relative address (RCA)
CMD4	bc	[31:16] DSR [15:0] stuff bits	-	SET_DSR	Programs the DSR of all cards
CMD5	bcr	[31:25]reserved bits [24]S18R [23:0] I/O OCR	R4		Only for I/O cards. It is similar to the operation of ACMD41 for SD memory cards, used to inquire about the voltage range needed by the I/O card.



Cmd index	type	argument	Response format	Abbreviation	Description
CMD6	ac	[31:26] Set to 0 [25:24] Access [23:16] Index [15:8] Value [7:3] Set to 0 [2:0] Cmd Set	R1b	SWITCH	Only for MMC. Switches the mode of operation of the selected card or modifies the EXT_CSD registers.
CMD7	ac	[31:16] RCA [15:0] stuff bits	R1b	SELECT/DESELEC T_CARD	Command toggles a card between the stand-by and transfer states or between the programming and disconnects states. In both cases the card is selected by its own relative address and gets deselected by any other address; address 0 deselects the card.
CMD8	bcr	[31:12]reserved bits [11:8]supply voltage(VHS) [7:0]check pattern	R7	SEND_IF_COND	Sends SD Memory Card interface condition, which includes host supply voltage information and asks the card whether card supports voltage. Reserved bits shall be set to '0'.
CMD8	adtc	[31:0] stuff bits	R1	SEND_EXT_CSD	For MMC only. The card sends its EXT_CSD register as a block of data.
CMD9	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card- specific data (CSD) on the CMD line.
CMD10	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card identification (CID) on CMD the line.
CMD12	ac	[31:0] stuff bits	R1b	STOP TRANSMISSION	Forces the card to stop transmission
CMD13	ac	[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	adtc	[31:0] stuff bits	R1	BUSTEST_R	A host reads the reversed bus testing data pattern from a card.
CMD15	ac	[31:16] RCA [15:0] reserved bits	-	GO_INACTIVE_ STATE	Sends an addressed card into the Inactive State. This command is used when the host explicitly wants to deactivate a card.
CMD19	adtc	[31:0] stuff bits	R1	BUSTEST_W	A host sends the bus test data pattern to a card.



Table 24-5. Block-Oriented read commands (class 2)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	In the case of a Standard Capacity SD and MMC, this command sets the block length (in bytes) for all following block commands (read, write, lock). Default is 512 Bytes. Set length is valid for memory access commands only if partial block read operation are allowed in CSD.  In the case of a High Capacity SD Memory Card, block length set by CMD16 command does not affect the memory read and write commands. Always 512 Bytes fixed block length is used. In both cases, if block length is set larger than 512Bytes, the card sets the BLOCK_LEN_ERROR bit.
CMD17	adtc	[31:0] data address	R1	READ_SINGLE_BL OCK	In the case of a Standard Capacity SD and MMC, this command reads a block of the size selected by the SET_BLOCKLEN command.  In the case of a High Capacity Card, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address	R1	READ_MULTIPLE_ BLOCK	Continuously transfers data blocks from card to host until interrupted by a STOP_TRANSMISSION command. Block length is specified the same as READ_SINGLE_BLOCK command.

**Note:** The transferred data must not cross a physical block boundary, unless READ\_BLK\_MISALIGN is set in the CSD register



Table 24-6. Stream read commands (class 1) and stream write commands (class 3)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD11	adtc	[31:0] data address	R1	READ_DAT_UNTIL_ STOP	Reads data stream from the card, starting at the given address, until a STOP_TRANSMISSION follows.
CMD20	adtc	[31:0] data address	R1	WRITE_DAT_UNTIL STOP	Writes data stream from the host, starting at the given address, until a STOP_TRANSMISSION follows.

**Note:** The transferred data must not cross a physical block boundary, unless READ\_BLK\_MISALIGN is set in the CSD register

Table 24-7. Block-Oriented write commands (class 4)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	See description in <u>Table 24-5.</u> <u>Block-Oriented read commands</u> (class 2).
CMD23	ac	[31:16] set to 0 [15:0] number of blocks	R1	SET_BLOCK_ COUNT	Defines the number of blocks which are going to be transferred in the immediately succeeding multiple block read or write command. If the argument is all 0s, the subsequent read/write operation will be openended.
CMD24	adtc	[31:0] data address	R1	WRITE_BLOCK	In the case of a Standard Capacity SD, this command writes a block of the size selected by the SET_BLOCKLEN command. In the case of a SDHC, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD25	adtc	[31:0] data address	R1	WRITE_MULTIPLE _BLOCK	Continuously writes blocks of data until a STOP_TRANSMISSION follows. Block length is specified the same as WRITE_BLOCK command.



Cmd index	type	argument	Response format	Abbreviation	Description
					Programming of the card
					identification register. This
			R1	PROGRAM_CID	command shall be issued only
CMD26 adt	adtc	[31:0] stuff bits			once. The card contains hardware
CIVID20	autc				to prevent this operation after the
					first programming. Normally this
					command is reserved for the
					manufacturer.
CMD27	odto	[21:0] ctuff bits	D1	DBOCBAM CSD	Programming of the programmable
CIVIDZI	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	bits of the CSD.

**Note:** 1.The data transferred shall not cross a physical block boundary unless WRITE\_BLK\_MISALIGN is set in the CSD. In the case that write partial blocks is not supported, then the block length=default block length (given in CSD).

 Data address is in byte units in a Standard Capacity SD Memory Card and in block (512 Byte) units in a High Capacity SD Memory Card.

Table 24-8. Erase commands (class 5)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD32	ac	[31:0] data address	R1	ERASE_WR_BLK_S TART	Sets the address of the first write block to be erased.(SD)
CMD33	ac	[31:0] data address	R1	ERASE_WR_BLK_E	Sets the address of the last write block of the continuous range to be erased.(SD)
CMD35	ac	[31:0]data address	R1	ERASE_GROUP_ START	Sets the address of the first erase group within a range to be selected for erase.(MMC)
CMD36	ac	[31:0]data address	R1	ERASE_GROUP_E ND	Sets the address of the last erase group within a continuous range to be selected for erase.(MMC)
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erases all previously selected write blocks.

**Note:** 1.CMD34 and CMD37 are reserved in order to maintain backwards compatibility with older versions of the MMC.

 Data address is in byte units in a Standard Capacity SD Memory Card and in block (512 Byte) units in a High Capacity SD Memory Card.

Table 24-9. Block oriented write protection commands (class 6)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD28	ac	[31:0] data	R1b	SET_WRITE_PROT	If the card has write protection



Cmd index	type	argument	Response format	Abbreviation	Description
		address			features, this command sets the
					write protection bit of the addressed
					group. The properties of write
					protection are coded in the card
					specific data (WP_GRP_SIZE).
					A High Capacity SD Memory Card
					does not support this command.
			R1b (		If the card provides write protection
CMD29	20	[31:0] data			features, this command clears the
CIVID29	ac	address	KID	CLR_WRITE_PROT	write protection bit of the addressed
					group.
		[21:0] write			If the card provides write protection
CMD30	[ ]	-		CEND WRITE DOOT	features, this command asks the
CIVID30			R1	SEND_WRITE_PROT	card to send the status of the write
		address			protection bits.
Note: 1. H	ligh Capa	city SD Memory	Card does no	t support these three co	ommands.

Table 24-10. Lock card (class 7)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD16	ac	[31:0] block length	R1	SET_BLOCK_LEN	See description in <u>Table 24-5.</u> <u>Block-Oriented read commands</u> (class 2).
CMD42	adtc	[31:0] Reserved bits (Set all 0)	R1	LOCK_UNLOCK	Used to set/reset the password or lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command. Reserved bits in the argument and in Lock Card Data Structure shall be set to 0.

Table 24-11. Application-specific commands (class 8)

	and = 1 1111 (pp. 104 and 10 pp. 104 and 10 pp. 104 and 10 pp. 104 and								
Cmd index	type	argument	Response format	Abbreviation	Description				
ACMD41	bcr	[31]reserved bit [30]HCS [29:24]reserved bits [23:0]V <sub>DD</sub> Voltage Window(OCR[23:0])	R3	SD_SEND_OP_C OND	Sends host capacity support information (HCS) and asks the accessed card to send its operating condition register(OCR) content in the				



Cmd index	type	argument	Response format	Abbreviation	Description
					response. HCS is effective
					when card receives
					SEND_IF_COND command.
					CCS bit is assigned to OCR[30].
		[31:1] stuff bits		SET_CLR_CARD_	Connect[1]/Disconnect[0] the
ACMD42	ac	[0]set_cd	R1	DETECT	50K pull-up resistor on
		[o]set_cd		DETECT	CD/DAT3 (pin 1) of the card.
ACMD51	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration
ACIVIDST	auto	[51.0] Stuff bits	IXI	SEND_SCK	Register (SCR).
					Indicates to the card that the
CMD55	ac	[31:16] RCA	R1	APP_CMD	next command is an application
OIVID33	ac	[15:0] stuff bits	KI	VII I _OWID	specific command rather than a
					standard command.
					Used either to transfer a data
					block to the card or to get a data
					block from the card for general
CMD56	adtc	[31:1] stuff bits.	R1	GEN_CMD	purpose/application specific
OWIDOO	adio	[0] RD/WR	111	OLIV_OMB	command. The host sets
					RD/WR=1 for reading data from
					the card and sets to 0 for writing
					data to the card.
		[31] WR			
		[23:18] Address	R1(read)/	RW MULTIPLE R	Read or write register in address
CMD60	adtc	[7:2] Byte Count	R1b(write)	EGISTER	range.
		Other bits are	i ( i i i i i i i i i i i i i i i i i i	20.012.1	rango.
		reserved bits.			
		[31] WR			
		[15:0] Data Unit	R1(read)/	RW MULTIPLE B	Read or write data block in
CMD61	adtc	Count	R1b(write)	LOCK	address range.
		Other bits are			
		reserved bits			

**Note:** 1.ACMDx is Application-specific Commands for SD memory.

2. CMD60, CMD61 are Application-specific Commands for CE-ATA device.

Table 24-12. I/O mode commands (class 9)

Cmd index	type	argument	Response format	Abbreviation	Description
		[31:16] RCA			Used to write and read 8 bit
CMD39	ac	[15] register write flag	R4	FAST_IO	(register) data fields. The
		[14:8] register			command addresses a card and a



Cmd	type	argument	Response	Abbreviation	Description
index			format		·
		address			register and provides the data fo
		[7:0] register data			writing if the write flag is set. The
					R4 response contains data read
					from the addressed register if the
					write flag is cleared to 0. This
					command accesses application
					dependent registers which are no
					defined in the MMC standard.
CMD40	bcr	[31:0] stuff bits	R5	GO_IRQ_STATE	Sets the system into interrup mode
					The IO_RW_DIRECT is the
					simplest means to access a single
		[24] DAM Floo			register within the total 128K of
		[31] R/W Flag			register space in any I/O function
		[30:28] Function Number			including the common I/O area
					(CIA). This command reads or
		[27] RAW Flag			writes 1 byte using only 1
CMD52	adtc	[26] Stuff Bits	R5	IO_RW_DIRECT	command/response pair. A
		[25:9] Register Address			common use is to initialize
		[8] Stuff Bits			registers or monitor status values
		[ -			for I/O functions. This command is
		[7:0] Write Data/Stuff Bits			the fastest means to read or write
		DIIS			single I/O registers, as it requires
					only a single command/response
					pair.
		[31] R/W Flag			
		[30:28] Function			
		Number			
		[27] Block Mode		IO DW EXTENDE	This command allows the reading
CMD53	adtc	[26] OP code		IO_RW_EXTENDE	or writing of a large number of I/C
		[25:9] Register		В	registers with a single command.
		Address			
		[8:0] Byte/Block			
		Count			
Note: 1 C	MD39. (	CMD40 are only for MM	1C.		

Note: 1.CMD39, CMD40 are only for MMC. 2. CMD52, CMD53 are only for SD I/O card.



Table 24-13. Switch function commands (class 10)

Cmd index	type	argument	Response format	Abbreviation	Description
CMD6	adtc	[31] Mode 0:Check function 1:Switch function [30:24] reserved [23:20] reserved for function group 6 (0h or Fh) [19:16] reserved for function group 5 (0h or Fh) [15:12] reserved for function group 4 (0h or Fh) [11:8] reserved for function group 3 (0h or Fh) [7:4] function group 2 for command system [3:0] function group 1 for access mode	R1	SWITCH_FUNC	Only for SD memory and SD I/O. Checks switchable function (mode 0) and switch card function (mode 1).

## 24.5.3. Responses

All responses are sent on the CMD line. The response transmission always starts with the left bit of the bit string corresponding to the response code word. The code length depends on the response type.

## Responses types

There are 7 types of responses show as follows.

■ R1 / R1b: normal response command.

■ R2: CID, CSD register.

■ R3 : OCR register.

■ R4 : Fast I/O.

R5 : Interrupt request.

■ R6: Published RCA response.

R7 : Card interface condition.


The SD Memory Card support five types of them, R1 / R1b, R2, R3, R6, R7. And the SD I/O Card and MMC supports additional response types named R4 and R5, but they are not exactly the same for SD I/O Card and MMC.



### **Responses format**

Responses have two formats, as show in *Figure 24-8. Response Token Format*, all responses are sent on the CMD line. The code length depends on the response type. Except R2 is 136 bits length, others are all 48 bits length.

Figure 24-8. Response Token Format



A response always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (card = 0). A value 'x' in the tables below indicates a variable entry. All responses except for the type R3 are protected by a CRC. Every command code word is terminated by the end bit (always 1).

### R1 (normal response command)

Code length is 48 bits. The bits 45:40 indicate the index of the command to be responded to, this value being interpreted as a binary coded number (between 0 and 63). The status of the card is coded in 32 bits. Note that if a data transfer to the card is involved, then a busy signal may appear on the data line after the transmission of each block of data. The host shall check for busy after data block transmission. The card status is described in <u>Two status fields of the card</u>.

Table 24-14. Response R1

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width	1	1	6	32	7	1
Value	'0'	<b>'</b> 0'	x	х	х	<b>'1'</b>
description	start bit	transmission bit	command index	card status	CRC7	end bit

#### R<sub>1</sub>b

R1b is identical to R1 with an optional busy signal transmitted on the data line DAT0. The card may become busy after receiving these commands based on its state prior to the command reception. The Host shall check for busy at the response.

#### R2 (CID, CSD register)

Code length is 136 bits. The contents of the CID register are sent as a response to the commands CMD2 and CMD10. The contents of the CSD register are sent as a response to



CMD9. Only the bits [127..1] of the CID and CSD are transferred, the reserved bit [0] of these registers is replaced by the end bit of the response.

Table 24-15. Response R2

Bit position	135	134	[133:128]	[127:1]	0
Width	1	1	6	127	1
Value	<b>'</b> 0'	<b>'</b> 0'	'111111'	x	<b>'1'</b>
				CID or CSD	
description	start bit	transmission bit	reserved	register and	end bit
				internal CRC7	

## R3 (OCR register)

Code length is 48 bits. The contents of the OCR register are sent as a response to ACMD41 (SD memory), CMD1 (MMC). The response of different cards may have a little different.

Table 24-16. Response R3

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width	1	1	6	32	7	1
Value	<b>'</b> 0'	<b>'</b> 0'	'111111'	x	'1111111'	<b>'1'</b>
description	start bit	transmission bit	reserved	OCR register	reserved	end bit

## R4 (Fast I/O)

For MMC only. Code length 48 is bits. The argument field contains the RCA of the addressed card, the register address to be read out or written to, and its contents. The status bit in the argument is set if the operation was successful.

Table 24-17. Response R4 for MMC

Bit position	47	46	[45:40]	[39:8] Argu	ıment fiel		[7:1]	0	
Width	1	1	6	16	1	7	8	7	1
Value	'0'	'0'	'100111'	x	x	х	x	х	'1'
description	start bit	transmission bit	CMD39		status	register address	read register contents [7:0]	CRC7	end bit

### R<sub>4</sub>b

For SD I/O only. Code length is 48 bits. The SDIO card receive the CMD5 will respond with a unique SD I/O response R4.

Table 24-18. Response R4 for SD I/O

Bit position	47	46	[45:40]	39	[38:36]	35	[34:32]	31	[30:8]	[7:1]	0
Width	1	1	6	1	3	1	3	1	23	7	1
Value	'0'	<b>'</b> 0'	'111111'	х	х	х	'000'	х	х	'111111	1

									1'		ı
description	transmissio n bit	Reserve d	С	I/O	Memory	Stuff Bits	S18A	I/O OCR		end bit	

## **R5** (Interrupt request)

For MMC only. Code length is 48 bits. If the response is generated by the host, the RCA field in the argument will be 0x0.

Table 24-19. Response R5 for MMC

Bit position	47	46	[45:40]	[39:8] Argument field		[7:1]	0
Width	1	1	6	16	16	7	1
Value	'0'	'0'	'101000'	x	x	х	'1'
description	start bit	transmission bit	CMD40	RCA [31:16] of winning card or of the host	[15:0] Not defined. May	CRC7	end bit

#### R<sub>5</sub>b

For SD I/O only. The SDIO card's response to CMD52 and CMD53 is R5. If the communication between the card and host is in the 1-bit or 4-bit SD mode, the response shall be in a 48-bit response (R5).

Table 24-20. Response R5 for SD I/O

Bit position	47	46	[45:40]	[39:24]	[23:16]	[15:8]	[7:1]	0
Width	1	1	6	16	8	8	7	1
Value	'0'	<b>'</b> 0'	'11010X'	<b>'</b> 0'	х	x	Х	'1'
de e evintie o		transmission	CMDE2/E2		Response	Read or Write	CRC7	and hit
description s	start bit	bit	CMD52/53	Stuff Bits	Flags	Data	CKCI	end bit

## R6 (Published RCA response)

Code length is 48 bit. The bits [45:40] indicate the index of the command to be responded to (CMD3). The 16 MSB bits of the argument field are used for the Published RCA number.

Table 24-21. Response R6

Bit position	47	46	[45:40]	[39:8] Argument field	39:8] Argument field		
Width	1	1	6	16	16	7	1
Value	'0'	'0'	'000011'	x	x	х	'1'
description	start	transmission bit	CMD3	New published RCA of	card status	CRC7	end
uescription	bit	li al iSilliSSION DIL	CIVIDS	the card	bits:23,22,19,12:0		bit

## R7 (Card interface condition)

For SD memory only. Code length is 48 bits. The card support voltage information is sent by



the response of CMD8. Bits 19-16 indicate the voltage range that the card supports. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument.

Table 24-22. Response R7

Bit position	47	46	[45:40]	[39:20]	[19:16]	[15:8]	[7:1]	0
Width	1	1	6	20	4	8	7	1
Value	'0'	<b>'</b> 0'	'001000'	'00000h'	х	х	Х	'1'
	start	transmission bit	CMDo	Pagaryad bita		echo-back of	CRC7	end bit
description	bit	transmission bit CMD8	CIVIDO	Reserved bits		check pattern	CRC/	ena bit


## 24.5.4. Data packets format

There are 3 data bus mode, 1-bit, 4-bit and 8-bit width. 1-bit mode is mandatory, 4-bit and 8-bit mode is optional. Although using 1-bit mode, DAT3 also need to notify card current working mode is SDIO or SPI, when card reset and initialize.

## 1-bit data packet format

After card reset and initialize, only DAT0 pin is used to transfer data. And other pin can be used freely. *Figure 24-9. 1-bit data bus width*, *Figure 24-10. 4-bit data bus width* and *Figure 24-11. 8-bit data bus width* show the data packet format when data bus wide is 1-bit, 4-bit and 8-bit.

Figure 24-9. 1-bit data bus width



### 4-bit data packet format

Figure 24-10. 4-bit data bus width

	Start bit	1 <sup>st</sup> E	Byte	2 <sup>nd</sup>	<sup>d</sup> Byte	3 <sup>rd</sup>	Byte	n <sup>th</sup> E	Byte		End bit
DAT3	0	b7	b3	b7	b3	b7	b3	 b7	b3	CRC	1
DAT2	0	b6	b2	b6	b2	b6	b2	 b6	b2	CRC	1
DAT1	0	b5	b1	b5	b1	b5	b1	 b5	b1	CRC	1
DAT0	0	b4	b0	b4	b0	b4	b0	 b4	b0	CRC	1



## 8-bit data packet format

Figure 24-11. 8-bit data bus width

	Start bit	1 <sup>st</sup> Byte	2 <sup>nd</sup> Byte	3 <sup>rd</sup> Byte			n <sup>th</sup> Byte		End bit
DAT7	0	b7	b7	b7			b7	CRC	1
DAT6	0	b6	b6	b6			b6	CRC	1
DAT5	0	b5	b5	b5			b5	CRC	1
DAT4	0	b4	b4	b4			b4	CRC	1
DAT3	0	b7	b3	b7			b3	CRC	1
DAT2	0	b6	b2	b6			b2	CRC	1
DAT1	0	b5	b1	b5		•••	b1	CRC	1
DAT0	0	b4	b0	b4			b0	CRC	1

## 24.5.5. Two status fields of the card

The SD Memory supports two status fields and others just support the first one:

Card Status: Error and state information of a executed command, indicated in the response

SD Status: Extended status field of 512 bits that supports special features of the SD Memory Card and future Application-Specific features.

#### **Card status**

The response format R1 contains a 32-bit field named card status. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

The type and clear condition fields in the table are abbreviated as follows:

## **Type**

- •E:Error bit. Send an error condition to the host. These bits are cleared as soon as the response (reporting the error) is sent out.
- •S:Status bit. These bits serve as information fields only, and do not alter the execution of the command being responded to. These bits are persistent, they are set and cleared in accordance with the card status.
- •R:Exceptions are detected by the card during the command interpretation and validation phase (Response Mode).



•X:Exceptions are detected by the card during command execution phase (Execution Mode).

## **Clear condition**

- •A: According to current state of the card.
- •B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
- •C: Cleared by read

Table 24-23. Card status

Bits	Identifier	Туре	Value	Description	Clear
					Condition
31	OUT_OF_RANGE	ERX	'0'= no error	The command's argument was	C
			'1'= error	out of the allowed range for this	S
				card.	
30	ADDRESS_ERROR	ERX	'0'= no error	A misaligned address which did	IC
			'1'= error	not match the block length was	S
				used in the command.	
29	BLOCK_LEN_ERROR	ERX	'0'= no error	The transferred block length is no	tC
			'1'= error	allowed for this card, or the	÷
				number of transferred bytes does	5
				not match the block length.	
28	ERASE_SEQ_ERROR	ER	'0'= no error	An error in the sequence of erase	eC
			'1'= error	commands occurred.	
27	ERASE_PARAM	ERX	'0'= no error	An invalid selection of write	-C
			'1'= error	blocks for erase occurred.	
26	WP_VIOLATION	ERX	'0'= not protected	Set when the host attempts to	С
			'1'= protected	write to a protected block or to the	e
				temporary or permanent write	e
				protected card.	
25	CARD_IS_LOCKED	SX	'0' = card unlocked	When set, signals that the card is	A
			'1' = card locked	locked by the host	
24	LOCK_UNLOCK_FAILED	ERX	'0'= no error	Set when a sequence o	rC
			'1'= error	password error has been detected	Ł
				in lock/unlock card command.	
23	COM_CRC_ERROR	ER	'0'= no error	The CRC check of the previous	В
			'1'= error	command failed.	
22	ILLEGAL_COMMAND	ER	'0'= no error	Command not legal for the card	В
			'1'= error	state.	
21	CARD_ECC_FAILED	ERX	'0'= success	Card internal ECC was applied	dC
			'1'= failure	but failed to correct the data.	
20	CC_ERROR	ERX	'0'= no error	Internal card controller error.	С
			'1'= error		
19	ERROR	ERX	'0'= no error	A general or an unknown erro	rC



Bits	Identifier	Туре	Value	Description	Clear
		. , , , ,		- Coon paron	Condition
			'1'= error	occurred during the operation.	- Containion
18	UNDERRUN	ERX	'0'= no error	Only for MMC. The card could not	C
	ONDERNON	LIXX	'1'= error	sustain data transfer in stream	
			I - CITOI	read mode.	
17	OVERRUN	ERX	'0'= no error	Only for MMC. The card could not	C
'	OVERNON	LIX	'1'= error	sustain data programming in	
			1 - 01101	stream write mode.	
16	CID/ CSD_OVERWRITE	ERX	'0'= no error	Can be either one of the following	C
	OID/ OOD_OVERWINITE		'1'= error	errors:	
			i – enoi	- The read only section of the CSD	
				does not match the card content.	
				- An attempt to reverse the copy	
				(set as original) or permanent	
				WP(unprotected) bits was made.	
15	WP_ERASE_SKIP	ERX	'0'= not protected	Set when only partial address	<u> </u>
15	WF_ERASE_SRIP	EKA	'1'= protected	space was erased due to existing	
			i – protected	ļ ·	
				write protected blocks or the	
				temporary or permanent write protected card was erased.	
14	CARD_ECC_DISABLED	SX	'0'= enabled	The command has been executed	^
14	CARD_ECC_DISABLED	5^	'1'= disabled		A
40	EDACE DECET	SR		without using the internal ECC.	<u> </u>
13	ERASE_RESET	SK	'0'= cleared '1'= set	An erase sequence was cleared	
			ı – set	before executing because an out	
				of erase sequence command was	
[40:0]	OLIDDENIT OTATE	0.7	0 :-11	received.	D
[12:9]	CURRENT_STATE	SX	0 = idle	The state of the card when	
			1 = ready	receiving the command. If the	
			2 = identification	command execution causes a	
			3 = stand by	state change, it will be visible to	
			4 = transfer	the host in the response to the	
			5 = send data	next command. The four bits are	
			6 = receive data	interpreted as a binary coded	
			7 = programming	number between 0 and 15.	
			8 = disconnect		
			9-14 = reserved		
			15 = reserved for I/O		
	DEADY 505 5171	0)/	mode	0	^
8	READY_FOR_DATA	SX	'0'= not ready	Corresponds to buffer empty	A
<u> </u>	044704	-V	'1'= ready	signaling on the bus.	
<b>'</b>	SWITCH_ERROR	EX	'0'= no error	If set, the card don't switch to the	
			'1'= switch error	expected mode as requested by	



command.	Condition
command.	
expect ACMD, or an	С
t the command has	
ted as ACMD.	
nemory. Error in the	С
the authentication	ı
f	f the authentication

Note: 18, 17, 7 bits are only for MMC. 14, 3 bits are only for SD memory.

## SD status register

The SD Status contains status bits that are related to the SD Memory Card proprietary features and may be used for future application-specific usage. The size of the SD Status is one data block of 512 bits. The content of this register is transmitted to the Host over the DAT bus along with a 16-bit CRC. The SD Status is sent to the host over the DAT bus as a response to ACMD13 (CMD55 followed with CMD13). ACMD13 can be sent to a card only in 'transfer state' (card is selected). The SD Status structure is described below.

The same abbreviation for 'type' and 'clear condition' were used as for the Card Status above.

Table 24-24. SD status

Bits	Identifier	Туре	Value	Description	Clear
					Condition
[511:51	DAT_BUS_WIDTH	SR	'00'= 1 (default)	Shows the currently defined data	Α
0]			'01'= reserved	bus width that was defined by	
			'10'= 4 bit width	SET_BUS_WIDTH command	
			'11'= reserved		
509	SECURED_MODE	SR	'0'= Not in the mode	Card is in Secured Mode of	Α
			'1'= In Secured Mode	operation (refer to the "SD	
				Security Specification").	
[508:49	reserved				
6]					
[495:48	SD_CARD_TYPE	SR	The following cards	In the future, the 8 LSBs will be	Α
0]			are currently defined:	used to define different variations	
			'0000'= Regular SD	of an SD Memory Card (Each bit	
			RD/WR Card.	will define different SD Types).	
			'0001'= SD ROM	The 8 MSBs will be used to define	



Identifier	Туре	Value	Description	Clear
				Condition
		Card	SD Cards that do not comply with	n
		'0002'= OTP	current SD Physical Laye	r
			Specification.	
SIZE_OF_PROTECT	SR	Size of protected	(See below)	А
ED_AREA		area		
SPEED_CLASS	SR	Speed class of the	(See below)	А
		card		
PERFORMANCE_M	SR	Performance of	(See below)	А
OVE		move indicated by 1		
		[MB/s] step.		
AU_SIZE	SR	Size of AU	(See below)	А
reserved				
ERASE_SIZE	SR	Number of AUs to be	(See below)	А
		erased at a time		
ERASE_TIMEOUT	SR	Timeout value for	(See below)	А
		erasing areas		
		specified by		
		UNIT_OF_ERASE_		
		AU		
ERASE_OFFSET	SR	Fixed offset value	(See below)	А
		added to erase time.		
reserved				
reserved for manufactu	ror			
	SIZE_OF_PROTECT ED_AREA SPEED_CLASS  PERFORMANCE_M OVE  AU_SIZE  reserved  ERASE_SIZE  ERASE_TIMEOUT  ERASE_OFFSET  reserved	SIZE_OF_PROTECT SR ED_AREA SPEED_CLASS SR  PERFORMANCE_M SR OVE  AU_SIZE SR  reserved  ERASE_SIZE SR  ERASE_TIMEOUT SR  ERASE_TIMEOUT SR  reserved	Card '0002'= OTP  SIZE_OF_PROTECT SR Size of protected area  SPEED_CLASS SR Speed class of the card  PERFORMANCE_M SR Performance of move indicated by 1 [MB/s] step.  AU_SIZE SR Size of AU  FERASE_SIZE SR Number of AUs to be erased at a time  ERASE_TIMEOUT SR Timeout value for erasing areas specified by UNIT_OF_ERASE_AU  ERASE_OFFSET SR Fixed offset value added to erase time.  FERASE_OFFSET SR Fixed offset value added to erase time.	Card SD Cards that do not comply with 10002'= OTP current SD Physical Laye Specification.  SIZE_OF_PROTECT SR Size of protected (See below)  ED_AREA area  SPEED_CLASS SR Speed class of the (See below)  card  PERFORMANCE_M SR Performance of (See below)  OVE Move indicated by 1  [MB/s] step.  AU_SIZE SR Size of AU (See below)  reserved  ERASE_SIZE SR Number of AUs to be erased at a time  ERASE_TIMEOUT SR Timeout value for (See below)  erasing areas specified by UNIT_OF_ERASE_AU  ERASE_OFFSET SR Fixed offset value (See below)  reserved

## SIZE\_OF\_PROTECTED\_AREA

Setting this field differs between SDSC and SDHC/SDXC.

In case of SDSC Card, the capacity of protected area is calculated as follows:

Protected Area = SIZE\_OF\_PROTECTED\_AREA\_\* MULT \* BLOCK\_LEN.

SIZE\_OF\_PROTECTED\_AREA is specified by the unit in MULT\*BLOCK\_LEN.

In case of SDHC and SDXC Cards, the capacity of protected area is calculated as follows:

Protected Area = SIZE\_OF\_PROTECTED\_AREA

SIZE\_OF\_PROTECTED\_AREA is specified by the unit in byte.

## SPEED\_CLASS

This 8-bit field indicates the Speed Class.



00h: Class 0

01h: Class 2

02h: Class 4

03h: Class 6

04h: Class 10

05h-FFh: Reserved

## PERFORMANCE\_MOVE

This 8-bit field indicates Pm and the value can be set by 1 [MB/sec] step. If the card does not move useing RUs, Pm should be considered as infinity. Setting to FFh means infinity. The minimum value of Pm is defined in <u>Table 24-25</u>. <u>Performance move field</u>.

Table 24-25. Performance move field

PERFORMANCE_MOVE	Value Definition
00h	Sequential Write
01h	1 [MB/sec]
02h	2 [MB/sec]
FEh	254 [MB/sec]
FFh	Infinity

## **AU\_SIZE**

This 4-bit field indicates AU Size and the value can be selected from 16 KB.

Table 24-26. AU\_SIZE field

AU_SIZE	Value Definition
0h	Not Defined
1h	16 KB
2h	32 KB
3h	64 KB
4h	128 KB
5h	256 KB
6h	512 KB
7h	1 MB
8h	2 MB
9h	4 MB
Ah	8 MB
Bh	12 MB
Ch	16 MB
Dh	24 MB
Eh	32 MB



			64 MB
--	--	--	-------

The maximum AU size, depends on the card capacity, is defined in <u>Table 24-26. AU SIZE</u> <u>field</u>. The card can set any AU size specified in <u>Table 24-27. Maximum AU size</u> that is less than or equal to the maximum AU size. The card should set smaller AU size as possible.

Table 24-27. Maximum AU size

Card Capacity up to 0	64MB up to 256	MB up to 512MB	up to 32GB	up to 2TB
Maximum AU 512 K	B 1 MB	2 MB	4 MB1	64MB

## **ERASE\_SIZE**

This 16-bit field indicates N<sub>ERASE</sub>. When N<sub>ERASE</sub> of AUs are erased, the timeout value is specified by ERASE\_TIMEOUT (Refer to ERASE\_TIMEOUT). The host should determine proper number of AUs to be erased in one operation so that the host can indicate progress of erase operation. If this field is set to 0, the erase timeout calculation is not supported.

Table 24-28. Erase size field

ERASE_SIZE	Value Definition
0000h	Erase Time-out Calculation is not supported.
0001h	1 AU
0002h	2 AU
0003h	3 AU
FFFFh	65535 AU

### **ERASE\_TIMEOUT**

This 6-bit field indicates the T<sub>ERASE</sub> and the value indicates erase timeout from offset when multiple AUs are erased as specified by ERASE\_SIZE. The range of ERASE\_TIMEOUT can be defined as up to 63 seconds and the card manufacturer can choose any combination of ERASE\_SIZE and ERASE\_TIMEOUT depending on the implementation. Once ERASE\_TIMEOUT is determined, it determines the ERASE\_SIZE. The host can determine timeout for any number of AU erase by the equation below.

Erase timeout of X AU = 
$$\frac{T_{ERASE}}{N_{ERASE}} * X + T_{OFFSET}$$
 (24-1)

Table 24-29. Erase timeout field

ERASE_TIMEOUT	Value Definition
00	Erase Time-out Calculation is not supported.
01	1 [sec]
02	2 [sec]
03	3 [sec]
63	63 [sec]



If ERASE\_SIZE field is set to 0, this field shall be set to 0.

#### **ERASE\_OFFSET**

This 2-bit field indicates the T<sub>OFFSET</sub> and one of four values can be selected. This field is meaningless if ERASE SIZE and ERASE TIMEOUT fields are set to 0.

Table 24-30. Erase offset field

ERASE_OFFSET	Value Definition
0h	0 [sec]
1h	1 [sec]
2h	2 [sec]
3h	3 [sec]

## 24.6. Programming sequence

### 24.6.1. Card identification

The host will be in card identification mode after reset and while it is looking for new cards on the bus. While in card identification mode the host resets all the cards, validates operation voltage range, identifies cards and asks them to publish Relative Card Address (RCA). This operation is done to each card separately on its own CMD line. All data communication in the Card Identification Mode uses the command line (CMD) only.

During the card identification process, the card shall operate in the clock frequency of the identification clock rate F<sub>OD</sub> (400 kHz).

#### **Card reset**

The command GO\_IDLE\_STATE (CMD0) is the software reset command and sets MMC and SD memory card into Idle State regardless of the current card state. The reset command (CMD0) is only used for memory or the memory portion of Combo cards. In order to reset an I/O only card or the I/O portion of a combo card, use CMD52 to write 1 to the RES bit in the CCCR. Cards in Inactive State are not affected by this command.

After power-on by the host, all cards are in Idle State, including the cards that have been in Inactive State before. After power-on or CMD0, all cards' CMD lines are in input mode, waiting for start bit of the next command. The cards are initialized with a default relative card address (RCA) and with a default driver strength with 400 KHz clock frequency.

#### Operating voltage range validation

At the start of communication between the host and the card, the host may not know the card supported voltage and the card may not know whether it supports the current supplied voltage. To verify the voltage, the following commands are defined in the related specification.



The SEND\_OP\_COND (CMD1 for MMC), SD\_SEND\_OP\_COND (ACMD41 for SD memory), IO\_SEND\_OP\_COND (CMD5 for SD I/O) command is designed to provide hosts with a mechanism to identify and reject cards which do not match the  $V_{DD}$  range desired by the host. This is accomplished by the host sending the required  $V_{DD}$  voltage window as the operand of this command. If the card cannot perform data transfer in the specified range it must discard itself from further bus operations and go into Inactive State. Otherwise, the card shall respond sending back its  $V_{DD}$  range.

If the card can operate on the supplied voltage, the response echoes back the supply voltage and the check pattern that were set in the command argument.

If the card cannot operate on the supplied voltage, it returns no response and stays in idle state. It is mandatory to issue CMD8 prior to ACMD41 to initialize SDHC Card. Receipt of CMD8 makes the cards realize that the host supports the Physical Layer Version 2.00 and the card can enable new functions.

## **Card identification process**

The card identification process differs in different cards. The card can be of the type MMC, CE-ATA, SD, or SD I/O. All types of SD I/O cards are supported, they are, SDIO\_IO\_ONLY, SDIO\_MEM\_ONLY, and SDIO COMBO cards. The identification process sequence includes the following steps:

- 1. Check if the card is connected.
- 2. Identify the card type; SD, MMC(CE-ATA), or SD I/O.
- Send CMD5 first. If a response is received, then the card is SD I/O
- If not, send ACMD41; if a response is received, then the card is SD.
- Otherwise, the card is an MMC or CE-ATA.
- 3. Initialization the card according to the card type.

Use a clock source with a frequency =  $F_{OD}$  (that is, 400 KHz) and use the following command sequence:

- SD card Send CMD0, ACMD41, CMD2, CMD3.
- SDHC card send CMD0, CMD8, ACMD41, CMD2, CMD3.
- SD I/O Send CMD52, CMD0, CMD5, if the card doesn't have memory port, send CMD3;
   otherwise send ACMD41, CMD11 (optional), CMD2, and CMD3.
- MMC/CE-ATA Send CMD0, CMD1, CMD2, CMD3.
- 4. Identify the MMC/CE-ATA device.
- CPU should query the byte 504 (S\_CMD\_SET) of EXT\_CSD register by sending CMD8. If bit 4 is set to 1, then the device supports ATA mode.



– If ATA mode is supported, the CPU should select the ATA mode by setting the ATA bit (bit 4) in the EXT\_CSD register slice 191(CMD\_SET) to activate the ATA command set. The CPU selects the command set using the SWITCH (CMD6) command.

— In the presence of a CE-ATA device, the FAST\_IO (CMD39) and RW\_MULTIPLE\_REGISTER (CMD60) commands will succeed and the returned data will be the CE-ATA reset signature.

### 24.6.2. No data commands

To send any non-data command, the software needs to program the SDIO\_CMDCTL register and the SDIO\_CMDAGMT register with appropriate parameters. Using these two registers, the host forms the command and sends it to the command bus. The host reflects the errors in the command response through the error bits of the SDIO\_STAT register.

When a response is received the host sets the CMDRECV (CRC check passed) or CCRCERR(CRC check error) bit in the SDIO\_STAT register. A short response is copied in SDIO\_RESP0, while a long response is copied to all four response registers. The SDIO\_RESP3 bit 31 represents the MSB, and the SDIO\_RESP0 bit 0 represents the LSB of a long response.

## 24.6.3. Single block or multiple block write

During block write (CMD24 - 27) one or more blocks of data are transferred from the host to the card. The block consists of start bits(1 or 4 bits LOW), data block, CRC and end bits(1 or 4 bits HIGH). If the CRC fails, the card indicates the failure on the SDIO\_DAT line and the transferred data are discarded and not written, and all further transmitted blocks are ignored.

If the host uses partial blocks whose accumulated length is not block aligned, block misalignment is not allowed (CSD parameter WRITE\_BLK\_MISALIGN is not set), the card will detect the block misalignment error before the beginning of the first misaligned block. The card shall set the ADDRESS\_ERROR error bit in the status register, and while ignoring all further data transfer. The write operation will also be aborted if the host tries to write data on a write protected area. In this case, however, the card will set the WP\_VIOLATION bit (in the status register).

Programming of the CID and CSD registers does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD or CID register is stored in ROM, then this unchangeable part must match the corresponding part of the receive buffer. If this match fails, then the card reports an error and does not change any register contents.

Some cards may require long and unpredictable time to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT0 line low if its write buffer is full and unable to accept new data from a new WRITE\_BLOCK command. The host may poll the status of the card with a SEND\_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY FOR DATA



indicates whether the card can accept new data or whether the write process is still in progress). The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the Disconnect State and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the write buffer is unavailable.

For SD card. Setting a number of write blocks to be pre-erased (ACMD23) will make a following Multiple Block Write operation faster compared to the same operation without preceding ACMD23. The host will use this command to define how many number of write blocks are going to be send in the next write operation.

Steps involved in a single-block or multiple-block write are:

- 1. Write the data size in bytes in the SDIO DATALEN register.
- 2. Write the block size in bytes (BLKSZ) in the SDIO\_DATACTL register; the host sends data in blocks of size BLKSZ.
- 3. Program SDIO\_CMDAGMT register with the data address to which data should be written.
- 4. Program the SDIO\_CMDCTL register. For SD memory and MMC cards, use CMD24 for a single-block write and CMD25 for a multiple-block write. For SD I/O cards, use CMD53 for both single-block and multiple-block transfers. For CE-ATA, first use CMD60 to write the ATA task file, then use CMD61 to write the data. After writing to the CMD register, host starts executing a command, when the command is sent to the bus, the CMDRECV flag is set.
- Write data to SDIO\_FIFO.
- 6. Software should look for data error interrupts. If required, software can terminate the data transfer by sending the STOP command (CMD12).
- 7. When a DTEND interrupt is received, the data transfer is over. For an open-ended block transfer, if the byte count is 0, the software must send the STOP command. If the byte count is not 0, then upon completion of a transfer of a given number of bytes, the host should send the STOP command.

## 24.6.4. Single block or multiple block read

Block read is block oriented data transfer. The basic unit of data transfer is a block whose maximum size is defined in the CSD (READ\_BL\_LEN), it is always 512 bytes. If READ\_BL\_PARTIAL(in the CSD) is set, smaller blocks whose starting and ending address are entirely contained within 512 bytes boundary may be transmitted.

CMD17 (READ\_SINGLE\_BLOCK) initiates a block read and after completing the transfer, the card returns to the Transfer state. CMD18 (READ\_MULTIPLE\_BLOCK) starts a transfer of several consecutive blocks. CRC is appended to the end of each block, ensuring data transfer integrity.

Block Length set by CMD16 can be set up to 512 bytes regardless of READ\_BL\_LEN.



Blocks will be continuously transferred until a STOP\_TRANSMISSION command (CMD12) is issued. The stop command has an execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command.

When the last block of user area is read using CMD18, the host should ignore OUT\_OF\_RANGE error that may occur even the sequence is correct.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first misaligned block, set the ADDRESS\_ERROR error bit in the status register, abort transmission and wait in the Data State for a stop command.

Steps involved in a single block or multiple block read are:

- 1. Write the data size in bytes in the SDIO\_DATALEN register.
- 2. Write the block size in bytes (BLKSZ) in the SDIO\_DATACTL register. The host expects data from the card in blocks of size BLKSZ each.
- 3. Program the SDIO\_CMDAGMT register with the data address of the beginning of a data read.
- 4. Program the SDIO\_CMDCTL. For SD and MMC cards, using CMD17 for a single-block read and CMD18 for a multiple-block read. For SD I/O cards, using CMD53 for both single-block and multiple-block transfers. For CE-ATA, first using CMD60 to write the ATA task file, then using CMD 61 to read the data. After writing to the CMD register, the host starts executing the command, when the command is sent to the bus, the CMDRECV flag is set.
- 5. Software should look for data error interrupts. If required, software can terminate the data transfer by sending a STOP command.
- 6. The software should read data from the FIFO and make space in the FIFO for receiving more data.
- 7. When a DTEND interrupt is received, the software should read the remaining data in the FIFO.

## 24.6.5. Stream write and stream read (MMC only)

#### Stream write

Stream write (CMD20) starts the data transfer from the host to the card beginning from the starting address until the host issues a stop command. If partial blocks are allowed (if CSD parameter WRITE\_BL\_PARTIAL is set) the data stream can start and stop at any address within the card address space, otherwise it shall start and stop only at block boundaries. Since the amount of data to be transferred is not determined in advance, CRC cannot be used.

If the host provides an out of range address as an argument to CMD20, the card will reject the command, remain in Tran state and respond with the ADDRESS\_OUT\_OF\_RANGE bit



set.

Note that the stream write command works only on a 1 bit bus configuration (on DAT0). If CMD20 is issued in other bus configurations, it is regarded as an illegal command.

In order to sustain data transfer in stream mode of the card, the time it takes to receive the data (defined by the bus clock rate) must be less than the time it takes to program it into the main memory field (defined by the card in the CSD register). Therefore, the maximum clock frequency for the stream write operation is given by the following formula:

max write frequence = 
$$\min \left( \text{TRAN\_SPEED}, \frac{8*2^{\text{WRITE\_BL\_LEN}} - 100*NSAC}{\text{TAAC*R2W\_FACTOR}} \right)$$
 (24-2)

TRAN\_SPEED: Max bus clock frequency.

WRITE\_BL\_LEN: Max write data block length.

NSAC: Data read access-time 2 in CLK cycles.

TAAC: Data read access-time 1.

R2W FACTOR: Write speed factor.

All the parameters are defined in CSD register. If the host attempts to use a higher frequency, the card may not be able to process the data and will stop programming, and while ignoring all further data transfer, wait (in the Receive-data-State) for a stop command. As the host sends CMD12, the card will respond with the TXURE bit set and return to Transfer state

### Stream read

There is a stream oriented data transfer controlled by READ\_DAT\_UNTIL\_STOP (CMD11). This command instructs the card to send its data, starting at a specified address, until the host sends a STOP\_TRANSMISSION command (CMD12). The stop command has an execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command.

If the host provides an out of range address as an argument to CMD11, the card will reject the command, remain in Transfer state and respond with the ADDRESS\_OUT\_OF\_RANGE bit set.

Note that the stream read command works only on a 1 bit bus configuration (on DAT0). If CMD11 is issued in other bus configurations, it is regarded as an illegal command.

If the end of the memory range is reached while sending data, and no stop command has been sent yet by the host, the contents of the further transferred payload is undefined. As the host sends CMD12 the card will respond with the ADDRESS\_OUT\_OF\_RANGE bit set and return to Tran state.

In order to sustain data transfer in stream mode of the card, the time it takes to transmit the data (defined by the bus clock rate) must be less than the time it takes to read it out of the main memory field (defined by the card in the CSD register). Therefore, the maximum clock



frequency for stream read operation is given by the following formula:

max read frequence = min 
$$\left( \text{TRAN\_SPEED}, \frac{8*2^{\text{READ\_BL\_LEN}} - 100*NSAC}{\text{TAAC*R2W\_FACTOR}} \right)$$
 (24-3)

TRAN\_SPEED: Max bus clock frequency.

**READ\_BL\_LEN**: Max read data block length.

**NSAC**: Data read access-time 2 in CLK cycles.

**TAAC**: Data read access-time 1.

R2W\_FACTOR: Write speed factor.

All the parameters are defined in CSD register. If the host attempts to use a higher frequency, the card may not be able to process the data and will stop programming, and while ignoring all further data transfer, wait (in the Receive-data-State) for a stop command. As the host sends CMD12, the card will respond with the RXORE bit set and return to Transfer state

## 24.6.6. Erase

The erasable unit of the MMC/SD memory is the "Erase Group"; Erase group is measured in write blocks which are the basic writable units of the card. The size of the Erase Group is a card specific parameter and defined in the CSD.

The host can erase a contiguous range of Erase Groups. Starting the erase process is a three steps sequence. First the host defines the start address of the range using the ERASE\_GROUP\_START (CMD35)/ERASE\_WR\_BLK\_START(CMD32) command, next it defines the last address of the range using the ERASE\_GROUP\_END (CMD36)/ERASE\_WR\_BLK\_END(CMD33) command and finally it starts the erase process by issuing the ERASE (CMD38) command. The address field in the erase commands is an Erase Group address in byte units. The card will ignore all LSB's below the Erase Group size, effectively rounding the address down to the Erase Group boundary.

If an erase command (CMD35, CMD36, and CMD38) is received out of the defined erase sequence, the card shall set the ERASE\_SEQ\_ERROR bit in the status register and reset the whole sequence.

If the host provides an out of range address as an argument to CMD35 or CMD36, the card will reject the command, respond with the ADDRESS\_OUT\_OF\_RANGE bit set and reset the whole erase sequence.

If an 'non erase' command (neither of CMD35, CMD36, CMD38 or CMD13) is received, the card shall respond with the ERASE\_RESET bit set, reset the erase sequence and execute the last command.

If the erase range includes write protected blocks, they shall be left intact and only the non-protected blocks shall be erased. The WP\_ERASE\_SKIP status bit in the status register shall be set.



As described above for block write, the card will indicate that an erase is in progress by holding DAT0 low. The actual erase time may be quite long, and the host may issue CMD7 to deselect the card.

### 24.6.7. Bus width selection

After the host has verified the functional pins on the bus it should change the bus width configuration.

For MMC, using the SWITCH command (CMD6). The bus width configuration is changed by writing to the BUS\_WIDTH byte in the Modes Segment of the EXT\_CSD register (using the SWITCH command to do so). After power-on or software reset, the contents of the BUS\_WIDTH byte is 0x00. If the host tries to write an invalid value, the BUS\_WIDTH byte is not changed and the SWITCH\_ERROR bit is set. This register is write only.

For SD memory, using SET\_BUS\_WIDTH command (ACMD6) to change the bus width. The default bus width after power up or GO\_IDLE\_STATE command (CMD0) is 1 bit. SET\_BUS\_WIDTH (ACMD6) is only valid in a transfer state, which means that the bus width can be changed only after a card is selected by SELECT/DESELECT\_CARD (CMD7).

## 24.6.8. Protection management

In order to allow the host to protect data against erase or write, three methods for the cards are supported in the card:

## CSD register for card protection (optional)

The entire card may be write protected by setting the permanent or temporary write protect bits in the CSD. Some cards support write protection of groups of sectors by setting the WP\_GRP\_ENABLE bit in the CSD. It is defined in units of WP\_GRP\_SIZE erase groups as specified in the CSD. The SET\_WRITE\_PROT command sets the write protection of the addressed write protected group, and the CLR\_WRITE\_PROT command clears the write protection of the addressed write protected group.

The High Capacity SD Memory Card does not support Write Protection and does not respond to write protection commands (CMD28, CMD29 and CMD30).

### Write protect switch on the card (SD memory and SD I/O card)

A mechanical sliding tablet on the side of the card will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open it means that the card is write protected. If the window is closed the card is not write protected.

### Password card Lock/Unlock Operation

The Password Card Lock/Unlock protection is described in <a href="Card Lock/Unlock operation">Card Lock/Unlock operation</a>.



## 24.6.9. Card Lock/Unlock operation

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size are kept in a 128-bit PWD and 8-bit PWD\_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the basic command class (class 0), ACMD41, CMD16 and lock card command class (class 7). Thus, the host is allowed to reset, initialize, select, query for status, but not to access data on the card. If the password was previously set (the value of PWD\_LEN is not 0), the card will be locked automatically after power on.

Similar to the existing CSD register write commands, the lock/unlock command is available in "transfer state" only. This means that it does not include an address argument and the card shall be selected before using it.

The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). <u>Table 24-31. Lock card data structure</u> describes the structure of the command data block.

Table 24-31. Lock card data structure

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
0	Reserv	ved(all	set to 0	)	ERASE	LOCK_UNLOCK	CLR_PWD	SET_PWD					
1	PWDS	VDS_LEN											
2													
	Passw	ord dat	a(PWD	))									
PWDS_LEN+1													

**ERASE**: 1 Defines Forced Erase Operation. In byte 0, bit 3 will be set to 1 (all other bits shall be 0). All other bytes of this command will be ignored by the card.

**LOCK/UNLOCK**: 1 = Locks the card. 0 = Unlock the card (note that it is valid to set this bit together with SET\_PWD but it is not allowed to set it together with CLR\_PWD).

CLR PWD: 1 = Clears PWD.

SET\_PWD: 1 = Set new password to PWD

**PWDS\_LEN**: Defines the following password(s) length (in bytes). In case of a password change, this field includes the total password length of old and new passwords. The password length is up to 16 bytes. In case of a password change, the total length of the old password and the new password can be up to 32 bytes.

**Password data**: In case of setting a new password, it contains the new password. In case of a password change, it contains the old password followed by the new password.

## Setting the password



- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the new password. In the case that a password replacement is done, then the block size shall consider that both passwords (the old and the new one) are sent with the command.
- Send the Card Lock/Unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode (SET\_PWD), the length (PWDS\_LEN) and the password itself. In the case that a password replacement is done, then the length value (PWDS\_LEN) shall include both passwords (the old and the new one) and the password data field shall include the old password (currently used) followed by the new password. Note that the card shall handle the calculation of the new password length internally by subtracting the old password length from PWDS\_LEN field.
- In the case that the sent old password is not correct (not equal in size and content), then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register and the old password does not change. In the case that the sent old password is correct (equal in size and content), then the given new password and its size will be saved in the PWD and PWD\_LEN registers, respectively.

## Reset the password

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode CLR\_PWD, the length (PWDS\_LEN), and the password itself. If the PWD and PWD\_LEN content match the sent password and its size, then the content of the PWD register is cleared and PWD\_LEN is set to 0. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

### Locking a card

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line
  including the 16-bit CRC. The data block shall indicate the mode LOCK, the length
  (PWDS\_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.



## Unlocking the card

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line
  including the 16-bit CRC. The data block shall indicate the mode UNLOCK, the length
  (PWDS\_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be unlocked and the cardlocked status bit will be cleared in the status register. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

# 24.7. Specific operations

## 24.7.1. SD I/O specific operations

The SD I/O only card and SD I/O combo card support these specific operations:

### **Read Wait operation**

### Suspend/resume operation

### Interrupts

The SD I/O supports these operations only if the SDIO\_DATACTL[11] bit is set, except for read suspend that does not need specific hardware implementation.

## SD I/O read wait operation

The optional Read Wait (RW) operation is defined only for the SD 1-bit and 4-bit modes. The Read Wait operation allows a host to signal a card that is executing a read multiple (CMD53) operation to temporarily stall the data transfer while allowing the host to send commands to any function within the SD I/O card. To determine if a card supports the Read Wait protocol, the host shall test SRW capability bit in the Card Capability byte of the CCCR. The timing for Read Wait is based on the Interrupt Period. If a card does not support the Read Wait protocol, the only means a host has to stall (not abort) data in the middle of a read multiple command is to control the SDIO\_CLK. The limitation of this method is that with the clock stopped, the host cannot issue any commands, and so cannot perform other operations during the delay time. Read Wait support is mandatory for the card to support suspend/resume. Figure 24-12. Read wait control by stopping SDIO\_CLK and Figure 24-13. Read wait operation using



SDIO DAT[2] show the Read Wait mode about stop the SDIO\_CLK and use SDIO DAT[2].

Figure 24-12. Read wait control by stopping SDIO\_CLK





Figure 24-13. Read wait operation using SDIO\_DAT[2]



We can start the Read Wait interval before the data block is received: when the data unit is enabled (SDIO\_DATACTL[0] bit set), the SD I/O specific operation is enabled (SDIO\_DATACTL[11] bit set), Read Wait starts (SDIO\_DATACTL[10] = 0 and SDIO\_DATACTL[8] = 1) and data direction is from card to SD I/O (SDIO\_DATACTL[1] = 1), the DSM directly moves from Idle to Read Wait. In Read Wait the DSM drives SDIO\_DAT[2] to 0 after 2 SDIO\_CLK clock cycles. In this state, when you set the RWSTOP bit (SDIO\_DATACTL[9]), the DSM remains in Wait for two more SDIO\_CLK clock cycles to drive SDIO\_DAT[2] to 1 for one clock cycle. The DSM then starts waiting again until it receives data from the card. The DSM will not start a Read Wait interval while receiving a block even if Read Wait start is set: the Read Wait interval will start after the CRC is received. The RWSTOP bit has to be cleared to start a new Read Wait operation. During the Read Wait interval, the SDIO can detect SD I/O interrupts on SDIO\_DAT[1].

## SD I/O suspend/resume operation


Within a multi-function SD I/O or a Combo card, there are multiple devices (I/O and memory) that share access to the SD bus. In order to allow the sharing of access to the host among multiple devices, SD I/O and combo cards can implement the optional concept of suspend/resume. If a card supports suspend/resume, the host may temporarily halt a data transfer operation to one function or memory (suspend) in order to free the bus for a higher priority transfer to a different function or memory. Once this higher-priority transfer is completed, the original transfer is re-started where it left off (resume).

Figure 24-14. Function2 read cycle inserted during function1 multiple read cycle shows a condition where the first suspend request is not immediately accepted. The host then checks the status of the request with a read and determines that the bus has now been



released (BS=0). At this time, a read to function 2 is started. Once that single block read is completed, the resume is issued to function, causing the data transfer to resume (DF=1).

Figure 24-14. Function2 read cycle inserted during function1 multiple read cycle



When the host sends data to the card, the host can suspend the write operation. The SDIO\_CMDCTL[11] bit is set and indicates to the CSM that the current command is a suspend command. The CSM analyzes the response and when the response is received from the card (suspend accepted), it acknowledges the DSM that goes Idle after receiving the CRC token of the current block.

To suspend a read operation, the DSM waits in the WaitR state, when the function to be suspended sends a complete packet just before stopping the data transaction. The application should continue reading receive FIFO until the FIFO is empty, and the DSM goes Idle state automatically.

### Interrupts

In order to allow the SD I/O card to interrupt the host, an interrupt function is added to a pin on the SD interface. Pin number 8, which is used as SDIO\_DAT[1] when operating in the 4-bit SD mode, is used to signal the card's interrupt to the host. The use of interrupt is optional for each card or function within a card. The SD I/O interrupt is "level sensitive", that is, the interrupt line shall be held active (low) until it is either recognized and acted upon by the host or de-asserted due to the end of the Interrupt Period. Once the host has serviced the interrupt, it is cleared via function unique I/O operation.

When setting the SDIO\_DATACTL[11] bit SD I/O interrupts can detect on the SDIO\_DAT[1] line.

<u>Figure 24-15. Read Interrupt cycle timing</u> shows the timing of the interrupt period for single data transaction read cycles.

Figure 24-15. Read Interrupt cycle timing







Figure 24-16. Write interrupt cycle timing



When transferring multiple blocks of data in the 4-bit SD mode, a special definition of the interrupt period is required. In order to allow the highest speed of communication, the interrupt period is limited to a 2-clock interrupt period. Card that wants to send an interrupt signal to the host shall assert DAT1 low for the first clock and high for the second clock. The card shall then release DAT1 into the hi-Z State. *Figure 24-17. Multiple block 4-Bit read interrupt cycle timing* shows the operation for an interrupt during a 4-bit multi-block read and *Figure 24-18. Multiple block 4-Bit write interrupt cycle timing* shows the operation for an interrupt during a 4-bit multi-block write

Figure 24-17. Multiple block 4-Bit read interrupt cycle timing





Figure 24-18. Multiple block 4-Bit write interrupt cycle timing



## 24.7.2. CE-ATA specific operations

The CE-ATA device supports these specific operations:

Receive command completion signal

Send command completion disable signal

The SDIO supports these operations only when SDIO\_CMDCTL[14] is set.

### Command completion signal



CE-ATA defines a command completion signal that the device uses to notify the host upon normal ATA command completion or when ATA command termination has occurred due to an error condition the device has encountered.

If the 'enable CMD completion' bit SDIO\_CMDCTL[12] is set and the 'not interrupt Enable' bit SDIO\_CMDCTL[13] is reset, the CSM waits for the command completion signal in the Waitcompl state.

When start bit is received on the CMD line, the CSM enters the Idle state. No new command can be sent for 7 bit cycles. Then, for the last 5 cycles (out of the 7) the CMD line is driven to '1' in push-pull mode.


After the host detects a command completion signal from the device, it should issue a FAST\_IO (CMD39) command to read the ATA Status register to determine the ending status for the ATA command.

## Command completion disable signal

The host may cancel the ability for the device to return a command completion signal by issuing the command completion signal disable. The host shall only issue the command completion signal disable when it has received an R1b response for an outstanding RW\_MULTIPLE\_BLOCK (CMD61) command.

Command completion signal disable is sent 8 bit cycles after the reception of a short response if the 'enable CMD completion' bit, SDIO\_CMDCTL[12] is not set and the 'not interrupt Enable' bit SDIO\_CMDCTL[13] is reset.

Figure 24-19. The operation for command completion disable signal





# 24.8. SDIO registers

SDIO base address: 0x4001 2C00

# 24.8.1. Power control register (SDIO\_PWRCTL)

Address offset: 0x00

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved												PWRC	CTL[1:0]	

rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1:0	PWRCTL[1:0]	SDIO power control bits.
		These bits control the SDIO state, card input or output.
		00: SDIO power off: SDIO cmd/data state machine reset to IDLE, clock to card
		stopped, no cmd/data output to card
		01: Reserved
		10: Reserved
		11: SDIO Power on

**Note:** Between Two write accesses to this register, it needs at least 3 SDIOCLK + 2 pclk2 which used to sync the registers to SDIOCLK clock domain.


# 24.8.2. Clock control register (SDIO\_CLKCTL)

Address offset: 0x04

Reset value: 0x0000 0000

This register controls the output clock SDIO\_CLK. This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DIV[8]								Reserved							
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	HWCLKE N	CLKEDG E	BUSMO	BUSMODE[1:0]		CLKPWR SAV	CLKEN				DIV	[7:0]			
	rw	rw	rv	v	rw	rw	rw				r	w			



Bits	Fields	Descriptions
31	DIV[8]	MSB of Clock division
		This field defines the MSB division between the input clock (SDIOCLK) and the
		output clock, refer to bit 7:0 of SDIO_CLKCTL
30:15	Reserved	Must be kept at reset value.
14	HWCLKEN	Hardware Clock Control enable bit
		If this bit is set, hardware controls the SDIO_CLK on/off depending on the system
		bus is very busy or not. There is no underrun/overrun error when this bit is set,
		because hardware can close the SDIO_CLK when almost underrun/overrun.
		0: HW Clock control is disabled
		1: HW Clock control is enabled
13	CLKEDGE	SDIO_CLK clock edge selection bit
		0: Select the rising edge of the SDIOCLK to generate SDIO_CLK
		1: Select the falling edge of the SDIOCLK to generate SDIO_CLK
12:11	BUSMODE[1:0]	SDIO card bus mode control bit
		00: 1-bit SDIO card bus mode selected
		01: 4-bit SDIO card bus mode selected
		10: 8-bit SDIO card bus mode selected
10	CLKBYP	Clock bypass enable bit
		This bit defines the SDIO_CLK is directly SDIOCLK or not.
		0: NO bypass, the SDIO_CLK refers to DIV bits in SDIO_CLKCTL register.
		1: Clock bypass, the SDIO_CLK is directly from SDIOCLK (SDIOCLK/1).
9	CLKPWRSAV	SDIO_CLK clock dynamic switch on/off for power saving.
		This bit controls SDIO_CLK clock dynamic switch on/off when the bus is idle for
		power saving
		0: SDIO_CLK clock is always on
		1: SDIO_CLK closed when bus idle
8	CLKEN	SDIO_CLK clock output enable bit
		0: SDIO_CLK is disabled
		1: SDIO_CLK is enabled
7:0	DIV[7:0]	Clock division
		This field and DIV[8] bit defines the division factor to generator SDIO_CLK clock to
		card. The SDIO_CLK is divider from SDIOCLK if CLKBYP bit is 0, and the
		SDIO_CLK frequency = SDIOCLK / (DIV[8:0] + 2).

**Note:** Between Two write accesses to this register, it needs at least 3 SDIOCLK + 2 pclk2 which used to sync the registers to SDIOCLK clock domain.



# 24.8.3. Command argument register (SDIO\_CMDAGMT)

Address offset: 0x08

Reset value: 0x0000 0000

This register defines 32 bit command argument, which will be used as part of the command

(bit 39 to bit 8).

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CMDAGMT[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CMDAGMT[15:0]														

rw

Bits	Fields	Descriptions
31:0	CMDAGMT[31:0]	SDIO card command argument
		This field defines the SDIO card command argument which sent to card. This field
		is the bits [39:8] of command message. If the command message contains an
		argument, this field must update before writting SDIO_CMDCTL register when
		sending a command.

## 24.8.4. Command control register (SDIO\_CMDCTL)

Address offset: 0x0C

Reset value: 0x0000 0000

The SDIO\_CMDCTL register contains the command index and other command control bits to  $% \left( 1\right) =\left( 1\right) \left( 1\right) \left($ 

control command state machine.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	rved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	ATAEN	NINTEN		SUSPEN D	CSMEN	WAITDE ND	INTWAIT	CMDRE	CMDRESP[1:0]			CMDIE	DX[5:0]		
	rw	rw	rw	rw	rw	rw	rw	n	N			r\	N		

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	ATAEN	CE-ATA command enable(CE-ATA only)
		If this bit is set, the host enters the CE-ATA mode, and the CSM transfers CMD61.
		0: CE-ATA disable
		1: CE-ATA enable



# GD32A490 User Manual

13	NINTEN	No CE-ATA Interrupt (CE-ATA only)
		This bit defines if there is CE-ATA interrupt or not. This bit is only used when CE-
		ATA card.
		0: CE-ATA interrupt enable
		1: CE_ATA interrupt disable
12	ENCMDC	CMD completion signal enabled (CE-ATA only)
		This bit defines if there is command completion signal or not in CE-ATA card.
		0: no completion signal
		1: have completion signal
11	SUSPEND	SD I/O suspend command(SD I/O only)
		This bit defines whether the CSM to send a suspend command or not. This bit is
		only used for SDIO card.
		0: no effect
		1: suspend command
10	CSMEN	Command state machine (CSM) enable bit
		0: Command state machine disable (stay on CS_ldle)
		1: Command state machine enable
9	WAITDEND	Waits for ends of data transfer.
		If this bit is set, the command state machine starts to send a command must wait
		the end of data transfer.
		0: no effect
		1: Wait the end of data transfer
8	INTWAIT	Interrupt wait instead of timeout
		This bit defines the command state machine to wait card interrupt at CS_Wait state
		in command state machine. If this bit is set, no command wait timeout generated.
		0: Not wait interrupt.
		1: Wait interrupt.
7:6	CMDRESP[1:0]	Command response type bits
		These bits define the response type after sending a command message.
		00: No response
		01: Short response
		10: No response
		11: Long response
5:0	CMDIDX[5:0]	Command index
		This field defines the command index to be sent to SDIO card.

**Note:** Between Two write accesses to this register, it needs at least 3 SDIOCLK + 2 pclk2 which used to sync the registers to SDIOCLK clock domain.



## 24.8.5. Command index response register (SDIO\_RSPCMDIDX)

Address offset: 0x10

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved											RSPCMI	DIDX[5:0]		

Bits Fields Descriptions

31:6 Reserved Must be kept at reset value.

5:0 RSPCMDIDX[5:0] Last response command index
Read-only bits field. This field contains the command index of the last command response received. If the response doesn't have the command index (long response and short response of R3), the content of this register is undefined.

## 24.8.6. Response register (SDIO RESPx x=0..3)

Address offset: 0x14+(4\*x), x=0..3

Reset value: 0x0000 0000

These register contains the content of the last card response received.

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RESPx	[31:16]							
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESPx[15:0]															

Bits Fields Descriptions

31:0 RESPx[31:0] Card state. The content of the response, see <u>Table 24-32. SDIO RESPx register</u>

at different response type.

The short response is 32 bits, the long response is 127 bits (bit 128 is the end bit 0).

Table 24-32. SDIO RESPx register at different response type

- and - 1 of of of other and of other control of the control of th										
Register	Short response	Long response								
SDIO_RESP0	Card response[31:0]	Card response[127:96]								



# GD32A490 User Manual

Register	Short response	Long response
SDIO_RESP1	reserved	Card response [95:64]
SDIO_RESP2	reserved	Card response [63:32]
SDIO_RESP3	reserved	Card response [31:1],plus bit 0

## 24.8.7. Data timeout register (SDIO\_DATATO)

Address offset: 0x24

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							DATAT	O[31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATAT	O[15:0]							

rw

Bits	Fields	Descriptions
31:0 DATATO[31:0]		Data timeout period
		These bits define the data timeout period count by SDIO_CLK. When the DSM enter
		the state WaitR or BUSY, the internal counter which loads from this register starts
		decrement. The DSM timeout and enter the state Idle and set the DTTMOLIT flag.

when the counter decreases to 0.

Note: The data timer register and the data length register must be updated before being written to the

# 24.8.8. Data length register (SDIO\_DATALEN)

data control register when need a data transfer.

Address offset: 0x28

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Reserved							DA	TALEN[24:	16]			
											rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATAL	EN[15:0]							

rw

Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value.
24:0	DATALEN[24:0]	Data transfer length
		This register defined the number of bytes to be transferred. When the data transfer



starts, the data counter loads this register and starts decrement.


**Note:** If block data transfer selected, the content of this register must be a multiple of the block size (refer to SDIO\_DATACTL). The data timer register and the data length register must be updated before being written to the data control register when need a data transfer.

# 24.8.9. Data control register (SDIO\_DATACTL)

Address offset: 0x2C

Reset value: 0x0000 0000

This register controls the DSM.



Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
	1051	
11	IOEN	SD I/O specific function enable(SD I/O only)
		0: Not SD I/O specific function
		1: SD I/O specific function
10	RWTYPE	Read wait type(SD I/O only)
		0: Read Wait control using SDIO_DAT[2]
		1: Read Wait control by stopping SDIO_CLK
9	RWSTOP	Read wait stop(SD I/O only)
		0: No effect
		1: Stop the read wait process if RWEN bit is set
8	RWEN	Read wait mode enabled(SD I/O only)
		0: Read wait mode is disabled
		1: Read wait mode is enabled
7:4	BLKSZ[3:0]	Data block size
		These bits defined the block size when data transfer is block transfer.
		0000: block size = $2^0$ = 1 byte
		0001: block size = $2^1$ = 2 bytes
		0010: block size = $2^2$ = 4 bytes
		0011: block size = $2^3$ = 8 bytes
		0100: block size = $2^4$ = 16 bytes



		CDOZ/(100 GGG) Maridar
		0101: block size = $2^5$ = 32 bytes
		0110: block size = $2^6$ = 64 bytes
		0111: block size = $2^7$ = 128 bytes
		1000: block size = $2^8 = 256$ bytes
		1001: block size = $2^9$ = 512 bytes
		1010: block size = $2^{10}$ = 1024 bytes
		1011: block size = 2 <sup>11</sup> = 2048 bytes
		1100: block size = $2^{12}$ = 4096 bytes
		1101: block size = 2 <sup>13</sup> = 8192 bytes
		1110: block size = 2 <sup>14</sup> = 16384 bytes
		1111: reserved
3	DMAEN	DMA enable bit
		0: DMA is disabled.
		1: DMA is enabled.
2	TRANSMOD	Data transfer mode
		0: Block transfer
		1: Stream transfer or SDIO multibyte transfer
1	DATADIR	Data transfer direction
		0: Write data to card.
		1: Read data from card.
0	DATAEN	Data transfer enable bit
		Write 1 to this bit to start data transfer regardless this bit is 0 or 1. The DSM moves
		to Readwait state if RWEN is set or to the WaitS, WaitR state depend on DATADIR
		bit. Start a new data transfer, it not need to clear this bit to 0.

**Note:** Between Two write accesses to this register, it needs at least 3 SDIOCLK + 2 pclk2 which used to sync the registers to SDIOCLK clock domain.

# 24.8.10. Data counter register (SDIO\_DATACNT)

Address offset: 0x30 Reset value: 0x0000 0000

This register is read only. When the DSM from Idle to WaitR or WaitS, it loads value from data length register (SDIO\_DATALEN). It decrements with the data transferred, when it reaches 0, the flag DTEND is set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										DA	TACNT[24:	16]			
											r				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DATAC	NT[15:0]							



Bits	Fields	Descriptions
31:25	Reserved	Must be kept at reset value.
24:0	DATACNT[24:0]	Data count value
		Read-only bits field. When these bits are read, the number of remaining data bytes
		to be transferred is returned.

# 24.8.11. Status register (SDIO\_STAT)

Address offset: 0x34

Reset value: 0x0000 0000

This register is read only. The following descripts the types of flag:

The flags of bit [23:22, 10:0] can only be cleared by writing 1 to the corresponding bit in

interrupt clear register (SDIO\_INTC).

The flags of bit [21:11] are changing depend on the hardware logic.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				ATAEND	SDIOINT	RXDTVA L	TXDTVAL	RFE	TFE	RFF	TFF
								r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DELL	TELL	DVDUN	TVDUN	OMBBUN	DTBLKE	OTDITE	DTEND	CMDSEN	CMDREC		TYLIDE	DTTMOU	СМДТМО	DTCRCE	CCRCER
RFH	TFH	RXRUN	IXRUN	CMDRUN	ND	STBITE	DTEND	D	V	RXORE	TXURE	Т	UT	RR	R

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23	ATAEND	CE-ATA command completion signal received (only for CMD61)
22	SDIOINT	SD I/O interrupt received
21	RXDTVAL	Data is valid in receive FIFO
20	TXDTVAL	Data is valid in transmit FIFO
19	RFE	Receive FIFO is empty
18	TFE	Transmit FIFO is empty When HW Flow control is enabled, TFE signals becomes activated when the FIFO contains 2 words.
17	RFF	Receive FIFO is full When HW Flow control is enabled, RFF signals becomes activated 2 words before the FIFO is full.
16	TFF	Transmit FIFO is full



		3502, (100 300) Maridar
15	RFH	Receive FIFO is half full: at least 8 words can be read in the FIFO
14	TFH	Transmit FIFO is half empty: at least 8 words can be written into the FIFO
13	RXRUN	Data reception in progress
12	TXRUN	Data transmission in progress
11	CMDRUN	Command transmission in progress
10	DTBLKEND	Data block sent/received (CRC check passed)
9	STBITE	Start bit error in the bus.
8	DTEND	Data end (data counter, SDIO_DATACNT, is zero)
7	CMDSEND	Command sent (no response required)
6	CMDRECV	Command response received (CRC check passed)
5	RXORE	Received FIFO overrun error occurs
4	TXURE	Transmit FIFO underrun error occurs
3	DTTMOUT	Data timeout
		The data timeout period depends on the SDIO_DATATO register.
2	CMDTMOUT	Command response timeout
		The command timeout period has a fixed value of 64 SDIO_CLK clock periods.
1	DTCRCERR	Data block sent/received (CRC check failed)
0	CCRCERR	Command response received (CRC check failed)

# 24.8.12. Interrupt clear register (SDIO\_INTC)


Address offset: 0x38

Reset value: 0x0000 0000

This register is write only. Writing 1 to the bit can clear the corresponding bit in the  ${\sf SDIO\_STAT}$ 

register.

This register has to be accessed by word(32-bit)



Bits Fields Descriptions



-			
31:24	Reserved	Must be kept at reset value.	
23	ATAENDC	ATAEND flag clear bit Write 1 to this bit to clear the flag.	
22	SDIOINTC	SDIOINT flag clear bit Write 1 to this bit to clear the flag.	
21:11	Reserved	Must be kept at reset value.	
10	DTBLKENDC	DTBLKEND flag clear bit Write 1 to this bit to clear the flag.	
9	STBITEC	STBITE flag clear bit Write 1 to this bit to clear the flag.	
8	DTENDC	DTEND flag clear bit Write 1 to this bit to clear the flag.	
7	CMDSENDC	CMDSEND flag clear bit Write 1 to this bit to clear the flag.	
6	CMDRECVC	CMDRECV flag clear bit Write 1 to this bit to clear the flag.	
5	RXOREC	RXORE flag clear bit Write 1 to this bit to clear the flag.	
4	TXUREC	TXURE flag clear bit Write 1 to this bit to clear the flag.	
3	DTTMOUTC	DTTMOUT flag clear bit Write 1 to this bit to clear the flag.	
2	CMDTMOUTC	CMDTMOUT flag clear bit Write 1 to this bit to clear the flag.	
1	DTCRCERRC	DTCRCERR flag clear bit Write 1 to this bit to clear the flag.	
0	CCRCERRC	CCRCERR flag clear bit Write 1 to this bit to clear the flag.	

# 24.8.13. Interrupt enable register (SDIO\_INTEN)

Address offset: 0x3C Reset value: 0x0000 0000

This register enables the corresponding interrupt in the SDIO\_STAT register.



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Dane					ATAENDI	SDIOINTI	RXDTVA	TXDTVAL	RFEIE	TFEIE	RFFIE	TFFIE
			Rese	erved				Е	Е	LIE	IE	KFEIE	IFEIE	KFFIE	IFFIE
								rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
05:11	TEL 115	DVDI INIE		CMDRUN		OTDITEIE	DTENDIE	CMDSEN	CMDREC		TVUDELE		CMDTMO	DTCRCE	CCRCER
RFHIE	TFHIE	RXRUNIE	TXRUNIE	IE	NDIE	STBITEIE	DIENDIE	DIE	VIE	RXOREIE	TXUREIE	TIE	UTIE	RRIE	RIE
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions	
31:24	Reserved	Must be kept at reset value.	
23	ATAENDIE	CE-ATA command completion signal received interrupt enable Write 1 to this bit to enable the interrupt.	
22	SDIOINTIE	SD I/O interrupt received interrupt enable Write 1 to this bit to enable the interrupt.	
21	RXDTVALIE	Data valid in receive FIFO interrupt enable Write 1 to this bit to enable the interrupt.	
20	TXDTVALIE	Data valid in transmit FIFO interrupt enable Write 1 to this bit to enable the interrupt.	
19	RFEIE	Receive FIFO empty interrupt enable  Write 1 to this bit to enable the interrupt.	
18	TFEIE	Transmit FIFO empty interrupt enable Write 1 to this bit to enable the interrupt.	
17	RFFIE	Receive FIFO full interrupt enable  Write 1 to this bit to enable the interrupt.	
16	TFFIE	Transmit FIFO full interrupt enable Write 1 to this bit to enable the interrupt.	
15	RFHIE	Receive FIFO half full interrupt enable  Write 1 to this bit to enable the interrupt.	
14	TFHIE	Transmit FIFO half empty interrupt enable Write 1 to this bit to enable the interrupt.	
13	RXRUNIE	Data reception interrupt enable Write 1 to this bit to enable the interrupt.	
12	TXRUNIE	Data transmission interrupt enable Write 1 to this bit to enable the interrupt.	
11	CMDRUNIE	Command transmission interrupt enable Write 1 to this bit to enable the interrupt.	
10	DTBLKENDIE	Data block end interrupt enable	710



	GD32A490 USEI Manual
	Write 1 to this bit to enable the interrupt.
STBITEIE	Start bit error interrupt enable
	Write 1 to this bit to enable the interrupt.
DTENDIE	Data end interrupt enable
	Write 1 to this bit to enable the interrupt.
CMDSENDIE	Command sent interrupt enable
	Write 1 to this bit to enable the interrupt.
CMDRECVIE	Command response received interrupt enable
	Write 1 to this bit to enable the interrupt.
RXOREIE	Received FIFO overrun error interrupt enable
	Write 1 to this bit to enable the interrupt.
TXUREIE	Transmit FIFO underrun error interrupt enable
	Write 1 to this bit to enable the interrupt.
DTTMOUTIE	Data timeout interrupt enable
	Write 1 to this bit to enable the interrupt.
CMDTMOUTIE	Command response timeout interrupt enable
	Write 1 to this bit to enable the interrupt.
DTCRCERRIE	Data CRC fail interrupt enable
	Write 1 to this bit to enable the interrupt.
CCRCERRIE	Command response CRC fail interrupt enable
	Write 1 to this bit to enable the interrupt.
	DTENDIE  CMDSENDIE  CMDRECVIE  RXOREIE  TXUREIE  DTTMOUTIE  CMDTMOUTIE  DTCRCERRIE

# 24.8.14. FIFO counter register (SDIO\_FIFOCNT)

Address offset: 0x48 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Reserved FIFOCNT[23:16]												
								r						_	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FIFOCI	NT[15:0]							

Bits	Fields	Descriptions
31:24	Reserved	Must be kept at reset value.
23:0	FIFOCNT[23:0]	FIFO counter.



These bits define the remaining number words to be written or read from the FIFO. It loads the data length register (SDIO\_DATALEN[24:2] if SDIO\_DATALEN is word-aligned or SDIO\_DATALEN[24:2]+1 if SDIO\_DATALEN is not word-aligned) when DATAEN is set, and start count decrement when a word write to or read from the FIFO.

# 24.8.15. FIFO data register (SDIO\_FIFO)

Address offset: 0x80

Reset value: 0x0000 0000

This register occupies 32 entries of 32-bit words, the address offset is from 0x80 to 0xFC.

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	FIFODT[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							FIFOD	T[15:0]							

rw

Bits	Fields	Descriptions	
31:0	FIFODT[31:0]	Receive FIFO data or transmit FIFO data	

These bits are the data of receive FIFO or transmit FIFO. Write to or read from this register is write data to FIFO or read data from FIFO.



# 25. External memory controller (EXMC)

## 25.1. Overview

The external memory controller EXMC, is used to access a variety of external memories. By configuring the related registers, it can automatically convert AMBA memory access protocol into a specific memory access protocol, such as SRAM, PSRAM, ROM and NOR Flash. Users can also adjust the timing parameters in the configuration registers to improve memory access efficiency. EXMC access space is divided into multiple banks; each bank is assigned to access a specific memory type with flexible parameter configuration as defined in the controlling register.

## 25.2. Characteristics

- Supported external memory:
  - SRAM
  - PSRAM/SQPI-PSRAM
  - ROM
  - NOR Flash
  - 8-bit or 16-bit NAND Flash
  - 16-bit PC Card
  - Synchronous DRAM(SDRAM)
- Protocol translation between the AMBA and the multitude of external memory protocol.
- Offering a variety of programmable timing parameters to meet user's specific needs.
- Each bank has its own chip-select signal which can be configured independently.
- Independent read/write timing configuration to a sub-set memory type.
- Embedded ECC hardware for NAND Flash access.
- 8, 16, or 32 bits bus width.
- Address and data bus multiplexing mechanism for NOR Flash and PSRAM.
- Write enable and byte select are provided if needed.
- Automatic AMBA transaction split when internal and external bus width are not compatible.


## 25.3. Function overview

## 25.3.1. Block diagram

EXMC is the combination of six modules: The AHB bus interface, EXMC configuration registers, NOR/PSRAM controller, NAND/PC Card controller, SDRAM controller and external device interface. AHB clock (HCLK) is the reference clock.



Figure 25-1. The EXMC block diagram



## 25.3.2. Basic regulation of EXMC access


EXMC is the conversion interface between AHB bus and external device protocol. 32-bit of AHB read/write accesses can be split into several consecutive 8-bit or 16-bit read/write operations respectively. In the process of data transfer, AHB access data width and memory data width may not be the same. In order to ensure consistency of data transmission, read/write accesses follows the following basic regulation.

- When the width of AHB bus equals to the memory bus width, no conversion is applied.
- When the width of AHB bus is greater than memory bus width, the AHB accesses will automatically split into several continuous memory accesses.
- When the width of AHB bus is shorter than memory bus width, if the external memory devices support the byte selection function, such as SRAM, ROM, PSRAM, the application can access the corresponding byte through EXMC\_NBL[1:0]. Otherwise, write operation is prohibited, but read operation is allowed unconditionally.



## 25.3.3. External device address mapping

Figure 25-2. EXMC memory banks



EXMC access space is divided into multiple banks. Each bank is 256 Mbytes. The first bank (Bank0) is divided into four regions further, and each region is 64 Mbytes. Bankx(x=1,2) is divided into two spaces, the attribute memory space and the common memory space. Bank3 is divided into three spaces, which are the attribute memory space, the common memory space and the I/O memory space.

Each bank or region has a separate chip-select control signal, which can be configured independently.

Bank0 is used for NOR and PSRAM device access.

Bank1 and bank2 are used to access NAND Flash exclusively.

Bank3 is used for PCCard access.


SDRAM Device0 and Device1 are used for Synchronous DRAM (SDRAM) access.



### NOR/PSRAM address mapping

<u>Figure 25-3. Four regions of bank0 address mapping</u> reflects the address mapping of the four regions of bank0. Internal AHB address lines HADDR [27:26] bits are used to select the four regions.

Figure 25-3. Four regions of bank0 address mapping



HADDR[25:0] is the byte address whereas the external memory may not be byte accessed, this will lead to address inconsistency. EXMC can adjust HADDR to accommodate the data width of the external memory according to the following rules.

- When data bus width of the external memory is 8-bits, in this case the memory address is byte aligned. HADDR [25:0] is connected to EXMC\_A [25:0] and then the EXMC\_A [25:0] is connected to the external memory address lines.
- When data bus width of the external memory is 16-bits., in this case the memory address is half-word aligned. HADDR byte address must be converted into half-word aligned by connecting HADDR [25:1] with EXMC\_A [24:0]. The EXMC\_A [24:0] is connected to the external memory address lines.
- When data bus width of the external memory is 32-bits, in this case the memory address is word aligned. HADDR byte address must be converted into word aligned by connecting HADDR [25:2] with EXMC\_A [23:0]. The EXMC\_A [23:0] is connected to the external memory address lines.


### NAND/PC card address mapping

Bank1 and bank2 are designed to access NAND Flash, and bank3 is designed to access PC Card. Each bank is further divided into several memory spaces as shown in <u>Figure 25-4.</u>

NAND/PC card address mapping.




Figure 25-4. NAND/PC card address mapping



## NAND address mapping

For NAND Flash, the common space and the attribute space are further-divided into three areas individually, the data area, the command area and the address area as shown in <u>Figure</u> 25-5. <u>Diagram of bank1 common space</u>.

Figure 25-5. Diagram of bank1 common space



HADDR [17:16] bits are used to select one of the three areas.

■ When HADDR [17:16] = 00, the data area is selected.



- When HADDR [17:16] = 01, the command area is selected.
- When HADDR [17:16] = 1X, the address area is selected.


Application software uses these three areas to access NAND Flash, their definitions are as follows.

- Address area: This area is where the NAND Flash access address should be issued by software, the EXMC will pull the address latch enable (ALE) signal automatically in address transfer phase. ALE is mapped to EXMC\_A [17].
- Command area: This area is where the NAND Flash access command should be issued by the software, the EXMC will pull the command latch enable (CLE) signal automatically in command transfer phase. CLE is mapped to EXMC\_A [16].
- Data area: This area is where the NAND Flash read/write data should be accessed. When the EXMC is in data transfer mode, software should write the data to be transferred to the NAND Flash in this area. When the EXMC is in data reception mode, software should read the data from the NAND Flash by reading this area. Data access address is incremented automatically in consecutive mode, users need not to be concerned with access address.

### SDRAM address mapping

The HADDR [28] bit (internal AHB address line 28) is used to choose one of the two memory banks as shown in *Figure 25-6. SDRAM address mapping*.

Figure 25-6. SDRAM address mapping



The following table shows SDRAM address mapping of a 13-bit row and an 11-bit column configuration.

Table 25-1. SDRAM mapping

Memory width	Internal bank	Row address	Column address	Maximum memory
Welliory width	iliterilai balik	Now address	Column address	capacity
8-bit	HADDR[25:24]	HADDR[23:11]	HADDR[10:0]	64 Mbytes:
0-011	HADDK[25.24]	HADDK[23.11]	HADDK[10.0]	4 x 8K x 2K
16-bit	HADDDI26,251	HADDDIAMA	LIADDD[44.41	128 Mbytes:
16-011	HADDR[26:25]	HADDR[24:12]	HADDR[11:1]	4 x 8K x 2K x 2
32-bit	LIADDD[27,26]	HADDDISE	HADDDIAGO	256 Mbytes:
32-DIL	HADDR[27:26]	HADDR[25:13]	HADDR[12:2]	4 x 8K x 2K x 4



### 25.3.4. NOR/PSRAM controller

NOR/PSRAM memory controller controls bank0, which is designed to support NOR Flash, PSRAM, SRAM, ROM and honeycomb RAM external memory. EXMC has 4 independent chip-select signals for each of the 4 sub-banks within bank0, named NE[x] (x = 0, 1, 2, 3). Other signals for NOR/PSRAM access are shared. Each sub-bank has its own set of configuration register, but only sub-bank 0 support SQPI-PSRAM access, and owns its corresponding unique register.

### Note:

In asynchronous mode, all output signals of controller will change on the rise edge of internal AHB bus clock (HCLK).

In synchronous mode, all output data of controller will change on the fall edge of extern memory device clock (EXMC\_CLK).

## NOR/PSRAM memory device interface description

Table 25-2, NOR flash interface signals description

EXMC Pin	Direction	Mode	Functional description
EXMC_CLK	Output	Sync	Clock signal for sync
Non-muxed			
EXMC_A[25:0]	Output	Async/Sync	Address bus signal
Muxed EXMC_A[25:16]			
	Input/output	Async/Sync	Address/Data bus
EXMC_D[15:0]	Input/output	(muxed)	Address/Data bus
EXIMO_D[15.0]	Input/output	Async/Sync	Data bus
	Input/output	(non-muxed)	Data bus
EXMC_NE[x]	Output	Async/Sync	Chip selection, x=0/1/2/3
EXMC_NOE	Output	Async/Sync	Read enable
EXMC_NWE	Output	Async/Sync	Write enable
EXMC_NWAIT	Input	Async/Sync	Wait input signal
EXMC_NL(NADV)	Output	Async/Sync	Address valid



Table 25-3. PSRAM non-muxed signal description

EXMC Pin	Direction	Mode	Functional description	
EXMC_CLK	Output	Sync	Clock signal for sync	
EXMC_A[25:0]	Output	Async/Sync	Address Bus	
EXMC_D[15:0]	Input/output	Async/Sync	Data Bus	
EXMC_NE[x]	Output	Async/Sync	Chip selection, x=0/1/2/3	
EXMC_NOE	Output	Async/Sync	Read enable	
EXMC_NWE	Output	Async/Sync	Write enable	
EXMC_NWAIT	Input	Async/Sync	Wait input signal	
EVMC NI (NADV)	Output	Acymo/Symo	Latch enable (address	
EXMC_NL(NADV)	Output	Async/Sync	valid enable, NADV)	
EXMC_NBL[1]	Output	Async/Sync	Upper byte enable	
EXMC_NBL[0]	Output	Async/Sync	Lower byte enable	

Table 25-4. SQPI-PSRAM signal description

EXMC Pin	Direction	Mode	Function
EXMC_CLK	Output	Sync	Clock
EXMC_NE[0]	Output	Sync	Chip selection, low
			active
EXMC_D[0]	Input/Output	Sync	Data signal and
			Command signal
EXMC_D[1]	Input/Output	Sync	Data signal in
			SPI/SQPI/QPI mode
EXMC_D[3:2]	Input/Output	Sync	Data signal in SQPI/QPI
			mode

## Supported memory access mode

Table below shows an example of the supported devices type, access modes and transactions when the memory data bus is 16-bit for NOR, PSRAM and SRAM.

Table 25-5. EXMC bank 0 supports all transactions

			AHB	Memory	
Memory	Access Mode	R/W	Transaction	Transaction	Comments
			Size	Size	
NOR Flash	Async	R	8	16	
	Async	R	16	16	
	Async	W	16	16	
	Async	R	32	16	Split into 2 EXMC
					accesses
	Async	W	32	16	Split into 2 EXMC
					accesses
	Sync	R	16	16	
	Sync	R	32	16	



			AHB	Memory	
Memory	Access Mode	R/W	Transaction	Transaction	Comments
			Size	Size	
	Async	R	8	16	
	Λονσο	W	8	16	Use of byte lanes
	Async	VV	0	16	EXMC_NBL[1:0]
	Async	R	16	16	
	Async	W	16	16	
	Λονσο	R	32	16	Split into 2 EXMC
	Async	K	32	10	accesses
PSRAM	Async	W	32	16	Split into 2 EXMC
	Async	VV	32	10	accesses
	Sync	R	16	16	
	Sync	R	32	16	
	Sync	W	8	8 16	Use of byte lanes
	Cyric	VV	Ü		EXMC_NBL[1:0]
	Sync	W	16	16	
	Sync	W	32	16	
	Async	R	8	8	
	Async	R	8	16	
	Async	R	16	8	Split into 2 EXMC
	Adyno		10	-	accesses
	Async	R	16	16	
	Async	R	32	8	Split into 4 EXMC
	Adyno		02	-	accesses
SRAM and	Async	R	32	16	Split into 2 EXMC
ROM	7 toying	. ` `	02		accesses
	Async	W	8	8	
	Async	W	8	16	Use of byte lanes
	7.07.10				EXMC_NBL[1:0]
	Async	W	16	8	
	Async	W	16	16	
	Async	W	32	8	
	Async	W	32	16	

# NOR Flash/PSRAM controller timing

EXMC provides various programmable timing parameters and timing models for SRAM, ROM, PSRAM, NOR Flash and other external static memory.

Table 25-6. NOR / PSRAM controller timing parameters

		<b>U</b> .			
Parameter	Function	Access mode	Unit	Min	Max
CKDIV	Sync Clock divide ratio	Sync	HCLK	2	16
DLAT	Data latency	Sync	EXMC_CLK	2	17



Parameter	Function	Access mode	Unit	Min	Max
BUSLAT	Bus latency	Async/Sync read	HCLK	0	15
DSET	Data setup time	Async	HCLK	1	255
AHLD	Address hold time	Async(muxed)	HCLK	1	15
ASET	Address setup time	Async	HCLK	0	15

Table 25-7. EXMC\_timing models

Т	Timing Ex		Madada andutian	Write timing	Read timing
n			Mode description	parameter	parameter
	Mode 1	0	SRAM/PSRAM/CRAM	DSET	DSET
	Wode i	U	SKAW/FSKAW/CKAW	ASET	ASET
	Mode 2	0	NOR Flash	DSET	DSET
	Wode 2	0	NOIX Flasii	ASET	ASET
	Mode A	1	SRAM/PSRAM/CRAM with EXMC_OE toggling on data	WDSET	DSET
			phase	WASET	ASET
	Mada D	4	NOD Flack	WDSET	DSET
Λονσο	Mode B	1	NOR Flash	WASET	ASET
Async	Async Mode C	1	NOR Flash with EXMC_OE	WDSET	DSET
			toggling on data phase	WASET	ASET
	Mode D	1		WDSET	DSET
			With address hold capability	WAHLD	AHLD
				WASET	ASET
		0		DSET	DSET
	Mode AM		NOR Flash address/data mux	AHLD	AHLD
	IVIOGE AIVI		NOR Flash address/data mux	ASET	ASET
				BUSLAT	BUSLAT
			NOR/PSRAM/CRAM		
	Mode E	Mada E	synchronous read	DLAT	DLAT
Syma	Wode E	0	PSRAM/CRAM	CKDIV	CKDIV
Sync			synchronous write		
	Mada CM	0	NOD Floob addraga/data	DLAT	DLAT
	Mode SM		NOR Flash address/data mux	CKDIV	CKDIV

As shown in <u>Table 25-7. EXMC\_timing models</u>, EXMC NOR Flash / PSRAM controller provides a variety of timing model, users can modify those parameters listed in <u>Table 25-6.</u> <u>NOR / PSRAM controller timing parameters</u> to satisfy different external memory type and user's requirements. When extended mode is enabled via the EXMODEN bit in EXMC\_SNCTLx register, different timing patterns for read and write access could be generated independently according to EXMC\_SNTCFGx and EXMC\_SNWTCFGx register's configuration.

EXMC\_CLK can be configured through the consecutive clock (CCK) bit. If CCK is set to 0, when NOR flash synchronous access is performed, EXMC\_CLK will be generated. If CCK is set to 1, EXMC\_CLK will be generated unconditionally whether the NOR flash is accessed in



synchronous or asynchronous mode.

# Asynchronous access timing diagram

Mode 1 - SRAM/CRAM

Figure 25-7. Mode 1 read access




Figure 25-8. Mode 1 write access




Table 25-8. Mode 1 related registers configuration


Bit Position	Bit Name	Reference Setting Value			
	EXMC_SNCTLx				
31-21	Reserved	0x000			
20	CCK	Depends on memory and user			
19	SYNCWR	0x0			
18-16	Reserved	0x0			
15	ASYNCWTEN	Depends on memory			
14	EXMODEN	0x0			
13	NRWTEN	0x0			
12	WEN	Depends on user			




		ODOZI (100 OOOI Wallac		
Bit Position	Bit Name	Reference Setting Value		
11	NRWTCFG	No effect		
10	WRAPEN	0x0		
9	NRWTPOL	Meaningful only when the bit 15 is set to 1		
8	SBRSTEN	0x0		
7	Reserved	0x1		
6	NREN	No effect		
5-4	NRW	Depends on memory		
3-2	NRTP	Depends on memory, except 2(Nor Flash)		
1	NRMUX	0x0		
0	NRBKEN	0x1		
EXMC_SNTCFGx				
31-30	Reserved	0x0000		
29-28	ASYNCMOD	No effect		
27-24	DLAT	No effect		
23-20	CKDIV	No effect		
19-16	DUCLAT	Time between EXMC_NE[x] rising edge to		
19-16	BUSLAT	EXMC_NE[x] falling edge		
15-8	DSET	Depends on memory and user (DSET+1 HCLK for		
10-0	DOET	write, DSET HCLK for read)		
7-4	AHLD	No effect		
3-0	ASET	Depends on memory and user		

Mode A - SRAM/PSRAM(CRAM) OE toggling

Figure 25-9. Mode A read access







The different between mode A and mode 1 write timing is that read/write timing is specified by the same set of timing configuration, while mode A write timing configuration is independent of its read configuration.

Table 25-9. Mode A related registers configuration

Bit Position	Bit Name	Reference Setting Value		
EXMC_SNCTLx				
31-21	Reserved	0x000		
20	CCK	Depends on memory and user		
19	SYNCWR	0x0		
18-16	Reserved	0x0		
15	ASYNCWTEN	Depends on memory		
14	EXMODEN	0x1		
13	NRWTEN	0x0		
12	WEN	Depends on user		
11	NRWTCFG	No effect		
10	WRAPEN	0x0		
9	NRWTPOL	Meaningful only when the bit 15 is set to 1		
8	SBRSTEN	0x0		
7	Reserved	0x1		
6	NREN	No effect		
5-4	NRW	Depends on memory		
3-2	NRTP	Depends on memory, except 2(Nor Flash)		
1	NRMUX	0x0		
0	NRBKEN	0x1		
	EXMC_SN	TCFGx(Read)		
31-30	Reserved	0x0		
29-28	ASYNCMOD	0x0		
27-24	DLAT	No effect		
23-20	CKDIV	No effect		



Bit Position	Bit Name	Reference Setting Value	
10.16	DUOLAT.	Time between EXMC_NE[x] rising edge to	
19-16	BUSLAT	EXMC_NE[x] falling edge	
15-8	DSET	Depends on memory and user (DSET HCLK for	
15-6	DOET	read)	
7-4	AHLD	No effect	
3-0	ASET	Depends on memory and user	
EXMC_SNWTCFGx(Write)			
31-30	Reserved	0x0	
29-28	WASYNCMOD	0x0	
27-20	Reserved	0x00	
19-16	WBUSLAT	Time between EXMC_NE[x] rising edge to	
19-16	WBUSLAT	EXMC_NE[x] falling edge	
15-8	WDOET	Depends on memory and user (WDSET+1 HCLK	
15-6	WDSET	for write)	
7-4	WAHLD	0x0	
3-0	WASET	Depends on memory and user	

Mode 2/B - NOR Flash

Figure 25-11. Mode 2/B read access






Figure 25-12. Mode 2 write access




Figure 25-13. Mode B write access




Table 25-10. Mode 2/B related registers configuration


Bit Position	Bit Name	Reference Setting Value		
EXMC_SNCTLx(Mode 2, Mode B)				
31-21	Reserved	0x000		
20	CCK	Depends on memory and user		
19	SYNCWR	0x0		
18-16	Reserved	0x0		
15	ASYNCWTEN	Depends on memory		
14	EXMODEN	Mode 2:0x0, Mode B:0x1		
13	NRWTEN	0x0		
12	WEN	Depends on user		
11	NRWTCFG	No effect		
10	WRAPEN	0x0		
9	NRWTPOL	Meaningful only when the bit 15 is set to 1		
8	SBRSTEN	0x0		
7	Reserved	0x1		




Bit Position	Bit Name	Reference Setting Value
6	NREN	0x1
5-4	NRW	Depends on memory
3-2	NRTP	0x2, NOR Flash
1	NRMUX	0x0
0	NRBKEN	0x1
ı	EXMC_SNTCFGx(Read an	d write in mode 2,read in mode B)
31-30	Reserved	0x0000
29-28	ASYNCMOD	Mode B:0x1
27-24	DLAT	No effect
23-20	CKDIV	No effect
40.40	BUSLAT	Time between EXMC_NE[x] rising edge to
19-16		EXMC_NE[x] falling edge
15-8	DSET	Depends on memory and user(DSET HCLK for read,
15-6	DSET	WDSET+1 HCLK for write)
7-4	AHLD	0x0
3-0	ASET	Depends on memory and user
	EXMC_SNWT	CFGx(Write in mode B)
31-30	Reserved	0x0000
29-28	WASYNCMOD	Mode B:0x1
27-20	Reserved	0x000
19-16	WBUSLAT	Time between EXMC_NE[x] rising edge to
19-16	WBOSLAT	EXMC_NE[x] falling edge
15-8	WDOET	Depends on memory and user(WDSET+1 HCLK for
15-6	WDSET	write)
7-4	WAHLD	0x0
3-0	WASET	Depends on memory and user

Mode C - NOR Flash OE toggling

Figure 25-14. Mode C read access







The different between mode C and mode 1 write timing is that when read/write timing is specified by the same set of timing configuration, mode C write timing configuration is independent of its read configuration.

Table 25-11. Mode C related registers configuration


Bit Position	Bit Name	Reference Setting Value			
EXMC_SNCTLx					
31-21	Reserved	0x000			
20	CCK	Depends on memory and user			
19	SYNCWR	0x0			
18-16	Reserved	0x0			
15	ASYNCWTEN	Depends on memory			
14	EXMODEN	0x1			
13	NRWTEN	0x0			
12	WEN	Depends on user			
11	NRWTCFG	No effect			
10	WRAPEN	0x0			
9	NRWTPOL	Meaningful only when the bit 15 is set to 1			
8	SBRSTEN	0x0			
7	Reserved	0x1			
6	NREN	0x1			
5-4	NRW	Depends on memory			
3-2	NRTP	0x2, NOR Flash			
1	NRMUX	0x0			
0	NRBKEN	0x1			
	EXMC_SNTCFGx				
31-30	Reserved	0x0000			
29-28	ASYNCMOD	Mode C:0x2			
27-24	DLAT	0x0			
23-20	CKDIV	0x0			



Bit Position	Bit Name	Reference Setting Value
19-16	40.40 DUCLAT	Time between EXMC_NE[x] rising edge to
19-16	BUSLAT	EXMC_NE[x] falling edge
15-8	DSET	Depends on memory and user(DSET HCLK for read)
7-4	AHLD	0x0
3-0	ASET	Depends on memory and user
EXMC_SNWTCFGx		
31-30	Reserved	0x0
29-28	WASYNCMOD	Mode C:0x2
27-20	Reserved	0x000
19-16	WBUSLAT	Time between EXMC_NE[x] rising edge to
19-16	WBUSLAT	EXMC_NE[x] falling edge
15-8	WDSET	Depends on memory and user(WDSET+1 HCLK for
15-6	WDSET	write)
7-4	WAHLD	0x0
3-0	WASET	Depends on memory and user

Mode D - Asynchronous access with extended address

Figure 25-16. Mode D read access










Table 25-12. Mode D related registers configuration

Bit Position	Bit Name	Reference Setting Value		
	EXMO	SSNCTLX		
31-21	Reserved	0x000		
20	CCK	Depends on memory and user		
19	SYNCWR	0x0		
18-16	Reserved	0x0		
15	ASYNCWTEN	Depends on memory		
14	EXMODEN	0x1		
13	NRWTEN	0x0		
12	WEN	Depends on user		
11	NRWTCFG	No effect		
10	WRAPEN	0x0		
9	NRWTPOL	Meaningful only when the bit 15 is set to 1		
8	SBRSTEN	0x0		
7	Reserved	0x1		
6	NREN	Depends on memory		
5-4	NRW	Depends on memory		
3-2	NRTP	Depends on memory		
1	NRMUX	0x0		
0	NRBKEN	0x1		
	EXMC	SNTCFGx		
31-30	Reserved	0x0		
29-28	ASYNCMOD	Mode D:0x3		
27-24	DLAT	Don't care		
23-20	CKDIV	No effect		
19-16	BUSLAT	Time between EXMC_NE[x] rising edge to EXMC_NE[x] falling edge		
15-8	DSET	Depends on memory and user(DSET HCLK for		



Bit Position	Bit Name	Bit Name Reference Setting Value			
	re				
7-4	AHLD	Depends on memory and user			
3-0	ASET	Depends on memory and user			
	EXMC_	SNWTCFGx			
31-30	31-30 Reserved 0x0				
29-28	WASYNCMOD	Mode D:0x3			
27-20	Reserved	0x000			
19-16	WBUSLAT	Time between EXMC_NE[x] rising edge to			
19-16	WBUSLAT	EXMC_NE[x] falling edge			
15-8	WDSET	Depends on memory and user(WDSET+1 HCLK			
15-6	WDSET	for write)			
7-4	WAHLD	Depends on memory and user			
3-0	WASET	Depends on memory and user			

Mode M - NOR Flash address / data bus multiplexing

Figure 25-18. Multiplex mode read access




Figure 25-19. Multiplex mode write access






Table 25-13. Multiplex mode related registers configuration

Bit Position	Bit Name	Reference Setting Value		
	EXM	C_SNCTLx		
31-21	Reserved	0x000		
20	CCK	Depends on memory		
19	SYNCWR	0x0		
18-16	Reserved	0x0		
15	ASYNCWTEN	Depends on memory		
14	EXMODEN	0x0		
13	NRWTEN	0x0		
12	WEN	Depends on memory		
11	NRWTCFG	No effect		
10	WRAPEN	0x0		
9	NRWTPOL	Meaningful only when the bit 15 is set to 1		
8	SBRSTEN	0x0		
7	Reserved	0x1		
6	NREN	0x1		
5-4	NRW	Depends on memory		
3-2	NRTP	0x2:NOR Flash		
1	NRMUX	0x1		
0	NRBKEN	0x1		
	EXMC	SNTCFGx		
31-30	Reserved	0x0		
29-28	ASYNCMOD	0x0		
27-24	DLAT	No effect		
23-20	CKDIV	No effect		
19-16	BUSLAT	Minimum time between EXMC_NE[x] rising edge to		
19-10	BUSLAT	EXMC_NE[x] falling edge		
15-8	DSET	Depends on memory and user(DSET HCLK for		
13-0	DOET	read, WDSET+1 HCLK for write)		
7-4	AHLD	Depends on memory and user		
3-0	ASET	Depends on memory and user		

## Wait timing of asynchronous communication

Wait function is controlled by the bit ASYNCWTEN in register EXMC\_SNCTLx. During external memory access, data setup phase will be automatically extended by the active EXMC\_NWAIT signal if ASYNCWTEN bit is set. The extend time is calculated as follows:

If memory wait signal is aligned to EXMC\_NOE/ EXMC\_NWE:

$$T_{DATA\_SETUP} \ge maxT_{WAIT\_ASSERTION} + 4HCLK$$
 (25-1)

If memory wait signal is aligned to EXMC\_NE:



be

Otherwise

$$T_{DATA SETUP} \ge 4HCLK$$
 (25-4)

Figure 25-20. Read access timing diagram under async-wait signal assertion





Figure 25-21. Write access timing diagram under async-wait signal assertion



### Synchronous access timing diagram

The relationship between memory clock (EXMC\_CLK) and system clock (HCLK) is as follows:

$$EXMC\_CLK = \frac{HCLK}{CKDIV+1}$$
 (25-5)

CKDIV is the synchronous clock divider ratio, it is configured through the CKDIV control field in the EXMC\_SNTCFGx register.

1. Data latency and NOR Flash latency



Data latency (DLAT) is the number of EXMC\_CLK cycles to wait before sampling the data. The relationship between data latency and latency parameter of NOR Flash in specification is as follows.

For specification of NOR Flash excludes the EXMC\_NADV cycle, their relationship should be:

For specification of NOR Flash includes the EXMC\_NADV cycle, their relationship should be:

#### 2. Data wait

Users should guarantee that EXMC\_NWAIT signal matches that of the external device. This signal is configured through the EXMC\_SNCTL registers, it is enabled by the NRWTEN bit, and the active timing could be one data cycle before the wait state or active during the wait state by the NRWTCFG bit, and the wait signal polarity is set by the NRWTPOL bit.

In NOR Flash synchronous burst access mode, when NRWTEN bit in EXMC\_SNCTL register is set, EXMC\_NWAIT signal will be detected after a period of data latency. If EXMC\_NWAIT signal detected is valid, wait cycles will be inserted until EXMC\_NWAIT becomes invalid.

■ The valid polarity of EXMC\_NWAIT:

NRWTPOL= 1: Valid level of EXMC\_NWAIT signal is high.

NRWTPOL= 0: Valid level of EXMC\_NWAIT signal is low.

■ In synchronous burst mode, EXMC\_NWAIT signal has two kinds of configurations:

NRWTCFG = 1: When EXMC NWAIT signal is active, current cycle data is not valid.

NRWTCFG = 0: When EXMC\_NWAIT signal is active, the next cycle data is not valid. It is the default state after reset.

During wait state which is inserted via the EXMC\_NWAIT signal, the controller continues to send clock pulses to the memory, keep the chip select signal and output signals available, and ignore the invalid data signal.

3. Automatic burst split at CRAM page boundary

Crossing page boundary burst access is prohibited in CRAM 1.5, an automatic burst split functionality is implemented by the EXMC. To guarantee correct burst split operation, users should specify CRAM page size by configuring the CPS bit in EXMC\_SNCTLx register to inform the EXMC when this functionality should be performed.

4. Mode SM - Single burst transmission

For synchronous burst transmission, if the needed data of AHB is 16-bit, EXMC will perform a burst transmission whose length is 1. If the needed data of AHB is 32-bit, EXMC will make the transmission divided into two 16-bit transmissions, that is, EXMC performs a burst transmission whose length is 2.

For other configurations please refers to Table 25-5. EXMC bank 0 supports all



## transactions.

Read timing of synchronous multiplexed burst mode - NOR, PSRAM (CRAM)

Figure 25-22. Read timing of synchronous multiplexed burst mode




Table 25-14. Timing configurations of synchronous multiplexed read mode

Bit Position	Bit Name	Reference Setting Value		
	EXMC	_SNCTLx		
31-21	Reserved	0x000		
20	CCK	Depends on memory		
19	SYNCWR	No effect		
18-16	Reserved	0x0		
15	ASYNCWTEN	0x0		
14	EXMODEN	0x0		
13	NRWTEN	Depends on memory		
12	WEN	No effect		
11	NRWTCFG	Depends on memory		
10	WRAPEN	0x0		
9	NRWTPOL	Depends on memory		
8	SBRSTEN	0x1, burst read enable		
7	Reserved	0x1		
6	NREN	Depends on memory		
5-4	NRW	0x1		
3-2	NRTP	Depends on memory, 0x1/0x2		
1	NRMUX	0x1, Depends on memory and users		
0	NRBKEN	0x1		
	EXMC_SN	ITCFGx(Read)		
31-30	Reserved	0x0		



Bit Position	Bit Name	Reference Setting Value
29-28	ASYNCMOD	0x0
27-24	DLAT	Data latency
23-20	CKDIV	The figure above: 0x1,EXMC_CLK=2HCLK
19-16	BUSLAT	Time between EXMC_NE[x] rising edge to
19-16	BUSLAT	EXMC_NE[x] falling edge
15-8	DSET	No effect
7-4	AHLD	No effect
3-0	ASET	No effect

Mode SM – Write timing of synchronous multiplexed burst mode – PSRAM (CRAM)

Figure 25-23. Write timing of synchronous multiplexed burst mode




Table 25-15. Timing configurations of synchronous multiplexed write mode

Bit Position	Bit Name	Reference Setting Value					
	EXMC_SNCTLx						
31-21	Reserved	0x000					
20	CCK	Depends on memory					
19	SYNCWR	0x1, synchronous write enable					
18-16	Reserved	0x0					
15	AYSNCWAIT	0x0					
14	EXMODEN	0x0					
13	NRWTEN	Depends on memory					
12	WEN	0x1					
11	NRWTCFG	0x0(Here must be zero)					
10	WRAPEN	0x0					



Bit Position	Bit Name	Reference Setting Value
9	NTWTPOL	Depends on memory
8	SBRSTEN	No effect
7	Reserved	0x1
6	NREN	Depends on memory
5-4	NRW	0x1
3-2	NRTP	0x1
1	NRMUX	0x1, Depends on users
0	NRBKEN	0x1
	EXMC_SNT	CFGx(Write)
31-30	Reserved	0x0
29-28	29-28 ASYNCMOD 0x0	
27-24	DLAT	Data latency
23-20	CKDIV	The figure above: 0x1,EXMC_CLK=2HCLK
19-16	DUCLAT	Time between EXMC_NE[x] rising edge to
19-10	BUSLAT	EXMC_NE[x] falling edge
15-8	DSET	No effect
7-4	AHLD	No effect
3-0	ASET	No effect

### SPI/QPI-PSRAM access timing diagram

SPI/QPI-PSRAM is controlled by region0 of EXMC memory bank0 only. It is a PSRAM with SPI and QPI interface, consisting of 6 IOs, the chip-enable, clock, and 4 data IOs. For more informations, please refer to the following table.

Table 25-16. SPI/QPI interface

Signal	Direction	SPI Mode	QPI Mode
EXMC_CLK	0	Serial Clock	
EXMC_NE[0]	0	Chip-Ena	able (active low)
EXMC_D[0]	Ю	Serial Output	Data IO[0]
EXMC_D[1]	Ю	Serial Input	Data IO[1]
EXMC_D[2]	Ю	X	Data IO[2]
EXMC_D[3]	Ю	X	Data IO[3]

# 1. Controller initialization

In the beginning, users should program the SPI initialization register EXMC\_SINIT. Select the data sampling clock edge by the POL bit. Configure the read device ID length by the IDL bit. Set address bit number by the ADRBIT bit, and set command bit number by CMDBIT bit.

### 2. Read/Write operation

Three modes of memory access are supported, SPI, QPI, and SQPI. Access mode should be configured before read/write operation. Read/write command mode is set by the RMODE bit and WMODE bit. Wait cycle is controlled by the RWAITCYCLE bit and WWAITCYCLE bit,



and the specific memory operating command should be programmed by RCMD bit and WCMD bit. These read/write settings are located in EXMC\_SRCMD and EXMC\_SWCMD registers respectively.

After configuring memory access mode, read/write operation is the same as accessing ordinary NOR Flash. Data to be transferred to the external memory is written into EXMC bank0, region0, and data to be received is read from the same region.

#### 3. Read device ID

Read device ID command is a special command. Firstly, poll the SC bit until it is 0, then set SC bit to 1. After that, the lower 32-bit ID is stored in EXMC\_SIDL register, and the upper 32-bit ID is stored in EXMC\_SIDH register.

### 4. SPI-PSRAM access timing


In SPI mode, the EXMC can communicates with the external memory through the SPI protocol, with 4 IOs, the clock, chip-enable, an input and an output. As shown in the diagram below, the command is first sent serially through the EXMC's data output line, which sets the external memory operating mode, and then set the address section which could be of various size depending on EXMC's configuration, and lastly, the read or write data. Data bytes are written through the data output line, while read in through the input line.

The following SPI-PSRAM waveforms are configured with:

SADRBIT[4:0] = 24,

CMDBIT[1:0] = 1.

Figure 25-24. SPI-PSRAM access



#### SQPI-PSRAM access timing

In SQPI mode, the EXMC can communicates with the external memory through the SPI protocol in command phase, and Quad SPI protocol in address and data phase with 6 IOs, the clock, chip-enable, and 4 bits data IO lines. As shown in the diagram below, the command is first sent serially through the data[0] output line, which sets the external memory operating mode, and then the 4 data IO lines output the parallel address and read/write datas.

The following SQPI-PSRAM waveforms are configured with:


ADRBIT[4:0] = 24,



CMDBIT[1:0] = 1 (can be different)

RWAITCYCLE[3:0] = WWAITCYCLE[3:0] = 2 (can be different)

Figure 25-25. SQPI-PSRAM access



## 6. QPI-PSRAM access timing


The only difference between SQPI and QPI mode is that the command is also sent parallel on the 4 data IO lines as shown in the diagram below.

The following QPI-PSRAM waveforms are configured with:

ADRBIT[4:0] = 24,

CMDBIT[1:0] = 1.

Figure 25-26. QPI-PSRAM access



# 25.3.5. NAND flash or PC card controller

EXMC has partitioned Bank1 and Bank2 as NAND Flash access field, bank3 as PC Card access field. Each bank has its own set of control register for access timing configuration. 8- and 16-bit NAND Flash and 16-bit PC Card are supported. An ECC hardware is provided for the NAND Flash controller to ensure the robustness of data transfer and storage.



# NAND flash or PC card interface function

Table 25-17. 8-bit or 16-bit NAND interface signal

EXMC Pin	Direction	Functional description		
EXMC_A[17]	Output	NAND Flash address latch (ALE)		
EXMC_A[16]	Output	NAND Flash command latch (CLE)		
EXMC_D[7:0]/	Input /Output	8-bit multiplexed, bidirectional address/data bus		
EXMC_D[15:0]	input /Output	16-bit multiplexed, bidirectional address/data bus		
EXMC_NCE[x]	Output	Chip select, x = 1, 2		
EXMC_NOE(NR	Output	Output anabla		
E)	Output	Output enable		
EXMC_NWE	Output	Write enable		
EXMC_NWAIT/	loput	NAND Fleeh ready/busy input signal to the EVMC v=1.2		
EXMC_INT[x]	Input	NAND Flash ready/busy input signal to the EXMC, x=1,		

Table 25-18. 16-bit PC card interface signal

EXMC Pin	Direction	Functional description	
EXMC_A[10:0]	Output	Address bus of PC Card	
EXMC_NIORD	Output	I/O space output enable	
EXMC_NIOWR	Output	I/O space write enable	
EXMC NREG	Cutnut	Register signal indicating if access is in Common space	
EXIVIC_INREG	Output	or Attribute space	
EXMC_D[15:0]	Input /Output	Bidirectional data bus	
EXMC_NCE3_x	Output	Chip select(x=0,1)	
EXMC_NOE	Output	Output enable	
EXMC_NWE	Output	Write enable	
EXMC_NWAIT	Input	PC Card wait input signal to the EXMC	
EXMC_INTR	Input	PC Card interrupt input signal	
EXMC_CD	Input	PC Card presence detection. Active high.	

# Supported memory access mode

Table 25-19. Bank1/2/3 of EXMC support the memory and access mode

Memory	Mode	R/W	AHB transaction size	Comments
	Async	R	8	
	Async	W	8	
8-bit	Async	R	16	Automatically split into 2 EXMC
NAND	Async	W	16	accesses
	Async	R	32	Automatically split into 4 EXMC
	Async	W	32	accesses
16 hit	Async	R	8	
16-bit NAND/PC Card	Async	W	8	Not support this operation
	Async	R	16	



Memory	Mode	R/W	AHB transaction size	Comments
	Async	W	16	
	Async	R	32	Automatically split into 2 EXMC
	Async	W	32	accesses

## NAND flash or PC card controller timing

EXMC can generate the appropriate signal timing for NAND Flash, PC Cards and other devices. Each bank has a corresponding register to manage and control the external memory, such as EXMC\_NPCTLx, EXMC\_NPINTENx, EXMC\_NPCTCFGx, EXMC\_NPATCFGx, EXMC\_PIOTCFG3 and EXMC\_NECCx. Among these registers, EXMC\_NPCTCFGx, EXMC\_NPATCFGx, EXMC\_PIOTCFG3 can configure four timing parameters individually according to user specification and features of the external memory.

Table 25-20. NAND flash or PC card programmable parameters


Programmable parameter	W/R	Unit	Functional description	NAND Flash/ PC Card	
				Min	Max
High impedance time of the	W/R	HCLK	Time to keep the data bus high		
memory data bus (HIZ)			impedance after starting write	1	255
memory data bus (TilZ)			operation		
	W/R	HCLK	The number of HCLK clock		
			cycles to keep address valid	1	254
Memory hold time (HLD)			after sending the command. In		
			write mode, it is also data hold		
			time.		
Mamary wait time (MAIT)	W/R	HCLK	Minimum duration of sending	2	255
Memory wait time (WAIT)			command	2	
	W/R	HCLK	The number of HCLK clock		
Memory setup time (SET)			cycles to build address before	1	256
			sending command		

The figure below shows the programmable parameters which are defined in the common memory space operations. The programmable parameters of Attribute memory space or I/O memory space (only for PC Card) are defined as well.

Figure 25-27. Access timing of common memory space of NAND flash or PC card

COMHLDx HCLK





## **NAND Flash operation**

Write Data

When EXMC sends command or address to NAND Flash, it needs to use the command latch signal (A [16]) or address latch signal (EXMC\_A [17]), namely, the CPU needs to perform write operation in particular address.

COMWAITX + 1 HCLK

Example: NAND Flash read operation steps:

COMSETx + 1 HCLK

COMHIZX HCLK

- Configure EXMC\_NPCTLx and EXMC\_NPCTCFGx register. When pre-waiting is needed, EXMC\_NPATCFGx has to be configured.
- Send the command of NAND Flash read operation to the common space. Namely, during
  the valid period of EXMC\_NCE and EXMC\_NWE, when EXMC\_CLE (EXMC\_A [16])
  becomes valid (high level), data on the I/O pins is regarded as a command by NAND
  Flash.
- 3. Send the start address of read operation to the common space. During the valid period of EXMC\_NCE and EXMC\_NWE, when EXMC\_ALE (EXMC\_A [17]) becomes valid (high level), the data on the I/O pins is regarded as an address by NAND Flash.
- 4. Waiting for NAND ready signal. In this period, NAND controller will maintain EXMC\_NCE valid.
- 5. Read data byte by byte from the data area of the common space.
- 6. If new command or address hasn't been written, data of the next page can be read out automatically. You can also read the data of the next page by going to step 3 then writing a new address, or go to step2, writing a new command and address.

#### NAND Flash pre-wait functionality

Some NAND Flash requires that the controller should wait for NAND Flash to be busy after the first command byte following the address bytes is send. Some EXMC\_NCE-sensitive NAND Flash also requires that the EXMC\_NCE must remain valid before it is ready.



Taking TOSHIBA128 M x 8 bit NAND Flash as an example:

Chip Enable (EXMC\_NCE)

Command Latch Enable (EXMC\_A[16])

Address Latch Enable (EXMC\_A[17])

Write Enable (EXMC\_NWE)

Output Enable (EXMC\_NOE)

Data (EXMC\_NOE)

Data (EXMC\_D[7:0])

Ready (EXMC\_INIT[X])

Figure 25-28. Access to none "NCE don't care" NAND Flash

- Write CMD0 into NAND Flash bank common space command area.
- 2. Write ADD0 into NAND Flash bank common space address area.
- 3. Write ADD1 into NAND Flash bank common space address area.
- 4. Write ADD2 into NAND Flash bank common space address area.
- 5. Write ADD3 into NAND Flash bank common space address area.
- 6. Write CMD1 into NAND Flash bank attribute space command area.

In step 6, EXMC uses the operation timing defined in EXMC\_NPATCFGx register. After a period of ATTHLD, NAND Flash waits for EXMC\_INTx signal to be busy, and the time period of ATTHLD should be greater than tWB (tWB is defined as the time from EXMC\_NWE high to EXMC\_INTx low). For NCE-sensitive NAND Flash, after the first command byte following address bytes has been entered, EXMC\_NCE must remain low until EXMC\_INTx goes from low to high. The ATTHLD value of attribute space can be set in EXMC\_NPATCFGx register to meet the timing requirements of tWB. MCU can use the attribute space timing when writing thefirst command byte following address bytes to the NAND Flash device. In other times, the MCU must use the common space timing.

## NAND flash ECC calculation module

An ECC calculation hardware is implemented in bank1 and bank2 respectively. Users can choose page size according to the ECCSZ control field in the EXMC\_NPCTLx register. ECC offers one bit error correction and two bits errors detection.

When NAND memory block is enabled, ECC module will detect EXMC\_D [15:0], EXMC\_NCE and EXMC\_NWE signals. When a data size of ECCSZ has been read or written, software must read the calculated ECC in the EXMC\_NECCx register. When a recalculation of ECC is needed, software must clear the EXMC\_NECCx register value by resetting ECCEN bit of EXMC\_NPCTLx register to 0, and then restart ECC calculation by setting the ECCEN bit of EXMC\_NPCTLx to 1.



### PC/CF card access

EXMC Bank3 is used exclusively for PC/CF Card, both memory and IO mode access are supported. This bank is divided further into three sub spaces, memory, attribute and IO space.

EXMC\_NCE3\_0 and EXMC\_NCE3\_1 are the byte select signals, when only EXMC\_NCE3\_0 is active (Low), the lower byte or upper byte is selected depending on the EXMC\_A[0], while only EXMC\_NCE3\_1 is active (Low), the upper byte is selected which is not supported, when both of these signals are active, 16-bit operation is performed. When NDTP is reset to select PC/CF Card as external memory device, NDW must be set to 01 in EXMC\_NPCTLx register to guarantee correct EXMC operation.

EXMC PC/CF card access behavior for different spaces:

- Common space: EXMC\_NCE3\_x (x = 0, 1) is the chip enable signal, it indicates whether 8- or 16-bit access operation is being performed. EXMC\_NWE and EXMC\_NOE dictates whether the on-going operation is a write or read operation, and EXMC\_NREG is high during common space access.
- Attribute space: EXMC\_NCE3\_x (x = 0, 1) is the chip enable signal, it indicates whether 8- or 16-bit access operation is being performed. EXMC\_NWE and EXMC\_NOE dictates whether the on-going operation is a write or read operation, and EXMC\_NREG is low during attribute space access.
- 3. IO space: EXMC\_NCE3\_x (x = 0, 1) is the chip enable signal, it indicates whether 8- or 16-bit access operation is being performed. EXMC\_NIOWR and EXMC\_NIORD dictates whether the on-going operation is a write or read operation, and EXMC\_NREG is low during IO space access.

## AHB access on 16-bit PC/CF card:

- 1. Common space: It is usually where data are stored, it could be accessible either in byte or in half-word mode, and odd address access is not supported in byte mode. When AHB word access is selected, EXMC automatically splits it into 2 consecutive half-word access. EXMC\_NREG is high when common memory is targeted. EXMC\_NOE and EXMC\_NWE are the read and write enable signal for this type of access.
- 2. Attribute space: It is usually where configuration information are stored, for byte AHB access, only even address is possible. Half-word access converts into a single byte access automatically, and word access is converted into two consecutive byte access where only the even bytes are operational. In both half-word and word access, only EXMC\_NCE3\_0 will be active. EXMC\_NREG is low when attribute memory is targeted. EXMC\_NOE and EXMC\_NWE are the read and write enable signal for this type of access.
- IO space: Both byte and half-word AHB access are supported, in IO space memory access, EXMC\_NIORD and EXMC\_NIOWR act as the read and write enable signal respectively.



#### 25.3.6. SDRAM controller

#### **Characteristics**

- Two independent SDRAM devices
- 8-,16- or 32-bit data bus width
- Up to 13-bits Row Address, 11-bits Column Address and 2-bits internal banks address
- Supported memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB) and 4x16Mx8bit (64 MB)
- AHB Word, half-word and byte access
- Independent Chip Select control for each memory device
- Independent configuration for each memory device
- Write enable and byte lane select outputs
- Automatic row and bank boundary management
- Multi-device Ping-Pong access
- SDRAM clock configured as fHCLK/2 or fHCLK /3
- Programmable timing parameters
- Automatic Refresh operation with programmable Refresh rate
- SDRAM power-up initialization by software
- CAS latency of 1,2,3
- Write Data FIFO with 16 x35-bit depth
- Write Address FIFO with 16x31-bit depth
- Cacheable Read Data FIFO with 6 x32-bit depth
- Cacheable Read address FIFO with 6 x14-bit depth
- Adjustable read data sample clock
- Self-refresh mode
- Power-down mode

#### **SDRAM** overview

Synchronous dynamic random-access memory (SDRAM) is a dynamic random access memory (DRAM). Its external interface is coordinated by a synchronous external clock, which is provided by the EXMC through the SDRAM clock (EXMC\_SDCLK) pin and can be configured frequency to be fhclk/2 or fhclk/3 according to the SDRAM clock configuration bit (SDCLK) in the EXMC\_SDCTLx register. Command and data are always latched by the SDRAM on the rising edge of EXMC\_SDCLK and changes on its falling edge.

SDRAM is divided into several independent sections of memory called banks, allowing the device to operate on several memory access commands in an interleaved fashion to achieve greater concurrency and higher data transfer rates. Each bank could be pictured as a matrix with each entry size equals to the memory data bus width, and the size of the matrix is the number of rows by the number of columns, thus each memory bank size could be calculated as entry\_size\*rows\*columns. When interfacing with SDRAM, users should specify the memory dimension configurations to EXMC through NBK, SDW, RAW and CAW bits in the



SDRAM control register EXMC\_SDCTLx.

Due to the volatile nature of SDRAM, periodic refresh cycle is necessary to maintain the stored information. Two refresh mode could be selected, self-refresh and auto-refresh mode. Self-refresh mode is typically set in low power mode when EXMC is suspended, refresh is provided by the SDRAM and timed by its internal counter. In auto-refresh mode, refresh command is provided by the EXMC, this is necessary because SDRAM must maintain the stored information during an on-going transaction, refresh commands are issued periodically on the data bus timed by ARINTV bits in EXMC\_SDARI register, the number of consecutive refresh needed is configured through NARF bits in EXMC\_SDCMD register. Refresh command always take precedence over other command or read/write operation to guarantee correct data storage, when memory access occurs simultaneously with refresh command, memory access is buffered and processed when refresh command is completed. If a new refresh command occurs while the previous refresh command is buffered, a refresh error flag (REIF) is raised in EXMC\_SDSTAT register, and interrupt is generated if REIE is set and cleared by setting REC bit in EXMC\_SDARI register.

CAS latency defines the delay in clock cycles, between the issued read command and the availability of the first piece of data form SDRAM. CAS latency is configured by the CL bits in the EXMC\_SDCTLx register.

Mode Register it is used to define the specific operating mode of SDRAM, such modes include burst length, burst type, CAS latency, and write mode. Users should refer to the SDRAM's specification for correct configuration. Once the operating mode has been decided, users should write the mode register content to MRC bits and issuer load mode register command through CMD bits in EXMC\_SDCMD register. Load mode register command should be performed before read or write access, otherwise SDRAM might not work as expected.

#### **SDRAM** controller overview

The synchronous dynamic random-access memory controller (SDRAMC) block acts as the interface between MCU and SDRAM memory. It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access timing requirements of the external SDRAM devices are satisfied by the configuration of EXMC\_SDTCFG register.

SDRAMC could be divided in to 4 sub-modules, the read/write split, control registers, finite state machine, and signal generator. Two pairs of FIFO is implemented to increase memory access efficiency, one pair for write address and data, the other pair for read address and data. SDRAMC's block diagram <u>Figure 25-29. SDRAM controller block diagram</u> is shown as follows.






Figure 25-29. SDRAM controller block diagram

The Signal Generator handles requests from Command mode FSM, Refresh Timer and the RW split module.

The command timers are composed by timing counters which take case the timing specification of the SDRAM protocol.

SDRAM commands are issued by the SDRAM controller interface in the following <u>Table</u> <u>25-21. SDRAM command truth table</u>.

Table 25-21. SDRAM command truth table

SD NE	NR AS	NC AS	SD NW E	A[n]	A[10]	A[m]	Command	
Н	Χ	Χ	Χ	X	X	X	Command inhibit (No operation)	
L	Ι	Η	Ι	X	X	X	No operation	
L	Н	Н	Г	Х	Х	Х	Burst Terminate	
L	Н	L	Н	Bank	L	Col	Burst read from current row	
L	Н	L	Н	Bank	Н	Col	Burst read from current row, precharge when done	
L	Н	L	L	Bank	L	Col	Burst write to current row	
L	Н	L	L	Bank	Н	Col	Burst write to current row, precharge when done	
L	L	Н	Н	Bank	Row	Row	Active, open row for read/write	
L	L	Н	L	Bank	L	Х	Precharge, close current row of the selected bank	
L	L	Н	L	Х	Н	Х	Precharge all, close current row of all banks	
L	L	L	Н	Х	Х	Х	Auto-refresh when SDCKE = 1	



SD NE		NC AS	SD NW E	A[n]	A[10]	A[m]	Command
							Self-refresh when SDCKE = 0
L	L	L	L	L	Mode	Mode	Load mode register

## **SDRAM** controller operation sequence

### **IO** configuration

SDRAMC IO port must be configured first to interface with external SDRAM, otherwise it is left as general purpose IOs, and could be utilized by other modules. IO ports related to SDRAM operations are summarized in the following table <u>Table 25-22</u>. <u>IO definition of SDRAM controller</u>.

Table 25-22. IO definition of SDRAM controller

Signal	Direction	Description
EXMC_SDCLK	0	SDRAM memory clock
EXMC_SDCKE[0]	0	Clock enable for SDRAM memory 0
EXMC_SDCKE[1]	0	Clock enable for SDRAM memory 1
EXMC_SDNE[0]	0	Chip select for SDRAM memory 0, active low
EXMC_SDNE [1]	0	Chip select for SDRAM memory 1, active low
EXMC_NRAS	0	Row address strobe, active low
EXMC_NCAS	0	Column address strobe, active low
EXMC_SDNWE	0	Write enable, active low
EXMC_A[12:0]	0	Address
EXMC_A[15:14]	0	Bank address
EXMC_D[31:0]	I/O	Read/Write Data
EXMC_NBL[3:0]	0	Write data mask, the Low byte lane is accessed

#### Controller initialization

Users should follow procedure to initialize the SDRAM controller, the initialization sequence could be applied to a single SDRAM, or two SDRAM simultaneously. This choice is made by the device selection bits DS0 and DS1 in EXMC\_SDCMD register. Initialization sequence must be performed before any read/write memory access, otherwise, EXMC's behavior is not guaranteed.

- Control parameter specification: SDRAM control register EXMC\_SDCTLx should be programed first to specify the external memory dimension, clock configuration, and read/write strategy.
- Timing parameter specification: SDRAM timing configuration register EXMC\_SDTCFGx should be programed according to external SDRAM data sheet for SDRAM controller to keep pace with the operation of the external SDRAM. RPD and ARFD must be programed in EXMC\_SDTCFG0, those corresponding bit position in EXMC\_SDTCFG1



are reserved.

- Enable SDCLK: SDCLK enable command should be issued to the corresponding SDRAM devices, this is done by writing 0b001 to the CMD bits in the EXMC\_SDCMD register, DS0 and DS1 selected which device will accept the command and start receiving EXMC\_SDCLK.
- 4. Power-up delay: typical delay is around 100us.
- 5. Precharge all: A precharge all command should be issued to reset all the SDRAM memory banks to their idle state, waiting for subsequent operation. This is done by writing 0b010 to the CMD bits in the EXMC\_SDCMD register, DS0 and DS1 defines whichSDRAM device will receive this command.
- 6. Set auto-refresh: Auto-refresh command is sent by writing 0b011 in the CMD bits in EXMC\_SDCMD register. Users should also specify the number of consecutive refresh command to issue each time by configuring the NARF bits, this configuration is requested by SDRAM specification, it is also where users should refer to.DS0 and DS1 defines which SDRAM device will receive this command.
- 7. Mode register configuration: Mode register is programed by writing the mode register content in MRC bits in EXMC\_SDCMD register, mode register specifies the operating mode of SDRAM, such modes include burst length, burst type, CAS latency, and write mode. Users should refer to the SDRAM's specification for correct configuration. CAS latency should be the same as the CL bits in EXMC\_SDCTLx register, and burst length of 1 must be selected, otherwise SDRAMC's behavior is not guaranteed. If the mode register contents are different for both SDRAM devices, this step should be repeated, targeting one device a time by the DS0 and DS1 configuration.
- 8. Set auto-refresh rate: Auto-refresh rate corresponds to the time between refresh cycles, users must ensure that this time period match that of the SDRAM specification.
- This SDRAMC is ready to proceed with memory access at this stage, if system reset
  happens, the initialization sequence must be repeated. Initialization must be performed
  at least once before SDRAM read/write access.

#### **Precharge**

When the memory controller needs to access a different row, it must first return that bank's sense amplifiers to an idle state, ready to sense the next row. This is known as a precharge operation, or deactivating the row. A precharge may be commanded explicitly by the precharge all command, or it may performed automatically at the conclusion of a read or write operation. There is a minimum time, the row precharge delay (RPD), which must elapse before that banks is fully idle and it may receive another activate command.

#### **Activate**

The activate command activates an idle bank. It presents a 2-bit bank address EXMC\_A[15:14] and a 13-bit row address EXMC\_A[12:0], and causes a read of that row into



the bank's array of 16,384 column sense amplifiers. This also known as opening the row. This operation has the side effect of refreshing the dynamic memory storage cells of that row.

Once the row has been activated, read/write commands are possible to that row. Activation requires a minimum amount of time, called the row-to-column delay (RCD) before read/write to it may occur. This time, rounded up to the next multiple of the clock period, specifies the minimum number of wait cycles between an active command and a read/write command. During these wait cycles, additional commands may be sent to other banks, because each bank operates completely independently.

#### Read/Write access

SDRAMC can translate AHB single and burst read operation into single memory access. SDRAMC always keeps track of the activated row number in order to perform consecutive read access. If the next read location is in the same row or another active row, read access is proceeded without interruption, else a precharge command is issued to deactivate the current row, followed by the activation of the row where the next read access is targeted, and then the read access is performed. A read FIFO is design to cache the read data during CAS latency and pipe line delay (PIPED), Burst read (BRSTRD) must be set in order to enable the FIFO.

The following diagram <u>Figure 25-30. Burst read operation</u> shows a burst read access to an in active row, a row activation command is issued before read access. If read operation were performed on an active row, row address strobe is not necessary, only column address strobe is needed.




Figure 25-30. Burst read operation


An internal generated clock, which has an adjustable delay from the HCLK can be used to sample read data from external memories. This clock can be helpful when the read data can't



be sampled correctly by HCLK. When this clock is enabled, the read data will be firstly stored in an asynchronous FIFO before returned to the AHB bus. Additional delays of about 2~3 HCLK may be brought into the reading command process.

A clock delay chain module is added after the HCLK input to the signal generator, this delayed clock is used as the sampling clock of the input data. The delay chain is controlled by the EXMC\_SDRSCTL register, RSEN bit select whether the HCLK output is delay at all, SSCR bit select whether 1 additional HCLK cycle is added to the total delay, and SDSC select how many delay cells is add, the number of delay cell could be added is within 0 and 15. The following diagram shows how delay chain is added.


Figure 25-31. Data sampling clock delay chain



SDRAMC can translate AHB single and burst write operation into single memory access. Write protection must be disabled by resetting WPEN bit in EXMC\_SDCTLx register. SDRAMC always keeps track of the activated row number in order to perform consecutive write access. If next write location is in the same row or another active row, write access is proceeded without interruption, else a precharge command is issued to deactivate the current row, followed by the activation of the row where the next write access is targeted, and then the write access is performed.

The following diagram <u>Figure 25-32</u>. <u>Burst write operation</u> shows a write burst access to an inactive row, a row activation command is issued before write access. If write operations were performed on an active row, row address strobe is not necessary, only column address strobe is needed.





The RW split module accepts AHB commands, and transfers them to single read/write accesses on the SDRAM memory according to the ratio of the data width between the AHB bus and the SDRAM memory interface.

Inside the RW split module, there are two write FIFOs, which buffers the data and address of the AHB write commands. When neither of the write FIFOs is empty, write access occurs.

When the BRSTRD bit of EXMC\_SDCTL0 register is set, the RW split module can anticipate the next read access. The read FIFOs are used to store data read in advance during the CAS latency period (configured by the CL bits of EXMC\_SDCTLx) and during the PIPED delay (configured by the PIPED bits of EXMC\_SDCTL0).

The RDATA FIFO can buffers up to 6 32-bit read data words, while the RADDR FIFO carries 6 14-bit read address tags to identify each of them. Every address tag is comprised of 11 bits for the column address, 2 bits for the internal bank address and 1 bit to select the SDRAM memories.

When there is an read commands on the AHB bus, the RW split module will firstly checks whether the address matches one of the address tags, and data are directly read from the FIFO when it is true. Otherwise, a new read command is issued to the memory and the FIFO is updated with new data. If the FIFO is full, the older data are lost.

<u>Figure 25-33. Read access when FIFO not hit (BRSTRD=1, CL=2, SDCLK=2, PIPED=2)</u> and <u>Figure 25-34. Read access when FIFO hit (BRSTRD=1)</u> specify the Read FIFO



operation.

Figure 25-33. Read access when FIFO not hit (BRSTRD=1, CL=2, SDCLK=2, PIPED=2)





Figure 25-34. Read access when FIFO hit (BRSTRD=1)



SDRAM Memroy

The read FIFO will be flushed and ready to be filled with new data, when a write access or a precharge command occurs.

The address decoder sub-module translate the address of the AHB bus address to chip select, internal bank address, row address and column address according to the configuration of external memory device.

The active cache sub-module records whether the internal banks (up to 8) are in the active state. When an internal bank is in active state, the corresponding row address is also recorded. When an AHB access or an auto-refresh command is issued, the RW split module will look up this record and decide whether to generate the Active/Precharge commands or not.



Before read/write operation, the targeted row must be activated, the value of EXMC\_A[15:14] selects the bank, and EXMC\_A[12:0] select the row. The selected row remains active until a precharge command is issued. The precharge command is used to deactivate an active row in a particular bank or the active row in all banks. A precharge command must be issued before activating a different row in the same bank. Active and precharge are automatically issued by the EXMC, its correctness depends on memory dimension configurations discussed previously, read and write timing diagram concerning automatic row activation and precharge are depicted as follows.

Clock
(EXMC\_SDCLK)

Row n

Address
(EXMC\_A[12:0])

Col Col m m+1

Chip Enable
(EXMC\_SDNEX)

Row Address
Strobe
(EXMC\_NRAS)

Column Address
Strobe
(EXMC\_NRAS)

Write Enable
(EXMC\_NCAS)

Data
(EXMC\_D[31:0])

Data
(EXMC\_D[31:0])

Row Col Col Col m m+1

m+1

m+2

Row Address
Strobe
(EXMC\_D[31:0])

Row Address
Strobe
(EXMC\_D[31:0])

Address
Strobe
(EXMC\_D[31:0])

Row Col Col Col Col Col m m+2

m+1

m+2


RPD = 3

RCD = 3

CL = 3

Figure 25-35. Cross boundary read operation





The above diagrams depict read and write timing waveform when memory access crosses row boundary, the following steps are preformed automatically:

- 1. Precharge the current active row.
- 2. Next row's activation.



3. Read/write access.

Precharge delay (PRD) and row to column delay (RCD) are added according to their configuration in EXMC\_SDTCFGx register, other timing parameters should be configured as SDRAM specification requires.

When this boundary happens to be at the end of a bank, two cases are possible:

- 1. When the current bank is not the last bank, the activation of the first row of the next bank is performed, and this supports all row, column, and bus width configuration.
- 2. When the current bank is the last bank, and row, column, and bus width are configured as, 13-bit, 11-bit, and 32-bit respectively, EXMC continues to read/write from the second SDRAM device (SDRAM device 1), assuming that the current SDRAM is device 0.

#### Low power modes


Two low power mode are supported:

- Self-refresh mode: In self-refresh mode, refresh is provided by the SDRAM itself to maintain data integrity without external clock (EXMC\_SDCLK). It is entered by writing 0b101 to CMD bits in EXMC\_SDCMD register, DS0 andDS1 determines which SDRAM device will receive the command. EXMC\_SDCLK stops running after a RASD delay if this command is issued to both SDRAM devices or one of the SDRAM device is not initialized.
- Power-down mode: In power-down mode, refresh is provided by the SDRAM controller.
   It is entered by writing 0b110 to CMD bits in EXMC\_SDCMD register, DS0 and DS1 determines which SDRAM device will receive the command. If the write data FIFO is not empty, all data are sent to the memory before activating power-down mode.

The Command Mode FSM also controls the switching process of between the normal mode and the low-power modes (self-refresh/power-down).

The SDRAM controller returns to normal mode from self-refresh mode when a read/write access occurs. If a read/write access occurs while the SDRAM controller is entering self-refresh mode, the self-refresh entry process will be interrupted, and the SDRAM controller remains in normal mode after the read/write access completed.

Figure 25-37. Process for self-refresh entry and exit




If an auto-refresh request occurs when the SDRAM controller is in power-down mode, the SDRAM controller returns to normal mode, issues the Precharge all and Auto-Refresh



command sequence, and enters power-down mode again automatically.

Figure 25-38. Process for power-down entry and exit



#### Status and interrupt

The not ready status NRDY bit in EXMC\_SDSTAT register specifies whether the SDRAM controller is ready for a new command, this bit is cleared immediately after the command in the SDRAMC's internal register is sent.

Device0 and Device1 status bits STA0 and STA1 in EXMC\_SDSTAT register defines the status of SDRAM deivce0 and device1 respectively, 0b00 represents normal mode, 0b01 indicates that the corresponding SDRAM devices is in self-refresh mode, and 0b10 signifies the power-down mode.

If a new refresh request occurs while the previous refresh command has not been served yet, a refresh error flag (REIF) is raised in EXMC\_SDSTAT register, and interrupt is generated if REIE is set, refresh error flag is cleared by setting REC bit in EXMC\_SDARI register.



# 25.4. Register definition

EXMC base address: 0xA000 0000

# 25.4.1. NOR/PSRAM controller registers

# SRAM/NOR flash control registers (EXMC\_SNCTLx) (x=0, 1, 2, 3)

Address offset: 0x00 + 8 \* x, (x = 0, 1, 2, 3)

Reset value: 0x0000 30DA

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved						ССК	SYNCWR		CPS[2:0]	
											rw	rw		rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ASYNC	EXMO	NRWT	NA/ENI	NRWT	WDADEN	NRWT	SBR	Danamad	NDEN	NDM	/[4 · 0]	NDT	2(4.0)	NR	NRBK
WTEN	DEN	EN	WEN	CFG	WRAPEN	POL	STEN	Reserved	NREN	NRW	/[1:U]	NRTF	-[1:0]	MUX	EN
rw	rw	rw	rw	rw	rw	rw	rw		rw	r	W	rv	N	rw	rw

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20	CCK	Consecutive clock
		0: EXMC_CLK is generated only during synchronous access.
		1: EXMC_CLK is generated unconditionally.
		Note: Consecutive clock (CCK) bit is only present in EXMC_SNCTL0 register, and
		this bit position inside EXMC_SNCTLx (x = 1, 2, 3) registers is mearningless.
19	SYNCWR	Synchronous write
		0: Asynchronous write
		1: Synchronous write
18:16	CPS[2:0]	CRAM page size
		000: Automatic burst split on page boundary crossing
		001: 128 bytes
		010: 256 bytes
		011: 512 bytes
		100: 1024 bytes
		Others: Reserved
15	ASYNCWTEN	Asynchronous wait enable
		0: Disable the asynchronous wait function
		1: Enable the asynchronous wait function
14	EXMODEN	Extended mode enable
		750



# GD32A490 User Manual

Gigabevice		GD32A490 User Manual
		0: Disable extended mode
		1: Enable extended mode
13	NRWTEN	NWAIT signal enable
		For flash memory access in burst mode, this bit enables/disables wait-state insertion
		to the NWAIT signal.
		0: Disable NWAIT signal
		1: Enable NWAIT signal
12	WEN	Write enable
		0: Disable write in the bank by the EXMC, otherwise an AHB error is reported
		1: Enable write in the bank by the EXMC (default after reset)
11	NRWTCFG	NWAIT signal configuration, only work in synchronous mode
		0: NWAIT signal is active one data cycle before wait state
		1: NWAIT signal is active during wait state
10	WRAPEN	Wrapped burst mode enable
		0: Disable wrap burst mode support
		1: Enable wrap burst mode support
9	NRWTPOL	NWAIT signal polarity
		0: Low level of NWAIT is active
		1: High level of NWAIT is active
8	SBRSTEN	Synchronous burst enable
		0: Disable burst access mode
		1: Enable burst access mode
7	Reserved	Must be kept at reset value.
6	NREN	NOR Flash access enable
		0: Disable NOR Flash access
		1: Enable NOR Flash access
5:4	NRW[1:0]	NOR region memory data bus width
		00: 8 bits
		01: 16 bits(default after reset)
		10/11: Reserved
3:2	NRTP[1:0]	NOR region memory type
		00: SRAM, ROM
		01: PSRAM (CRAM)
		10: NOR Flash
		11: Reserved
1	NRMUX	NOR region memory address/data multiplexing
		0: Disable address/data multiplexing function
		1: Enable address/data multiplexing function



0 NRBKEN

NOR region enable

0: Disable the corresponding memory bank

1: Enable the corresponding memory bank

# SRAM/NOR flash timing configuration registers (EXMC\_SNTCFGx) (x=0, 1, 2, 3)

Address offset: 0x04 + 8 \* x, (x = 0, 1, 2, 3)

Reset value: 0x0FFF FFFF

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	rved	ASYNC	//OD[1:0]	DLAT[3:0]				CKDIV[3:0]					BUSL	AT[3:0]	
		r	N		r	w			r	W			r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DSET[7:0]							AHL	D[3:0]			ASE	T[3:0]		

rw rw

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:28	ASYNCMOD[1:0]	Asynchronous access mode
		The bits are valid only when the EXMEN bit in the EXMC_SNCTLx register is 1.
		00: Mode A access
		01: Mode B access
		10: Mode C access
		11: Mode D access
27:24	DLAT[3:0]	Data latency for NOR Flash. Only valid in synchronous access
		0x0: Data latency of first burst access is 2 EXMC_CLK
		0x1: Data latency of first burst access is 3 EXMC_CLK
		0xF: Data latency of first burst access is 17 EXMC_CLK
23:20	CKDIV[3:0]	Synchronous clock divide ratio. This filed is only effect in synchronous mode.
		0x0: Reserved
		0x1: EXMC_CLK period = 2 * HCLK period
		0xF: EXMC_CLK period = 16 * HCLK period
19:16	BUSLAT[3:0]	Bus latency
		The bits are defined in multiplexed read mode in order to avoid bus contention, and
		the bits represent the minimum time the data bus used to return to a high impedance
		state.
		0x0: Bus latency = 0 * HCLK period
		0x1: Bus latency = 1 * HCLK period



	SB02/ (430 C3C) Maridai
	0xF: Bus latency = 15 * HCLK period
DSET[7:0]	Data setup time
	This field is meaningful only in asynchronous access.
	0x00: Reserved
	0x01: Data setup time = 1 * HCLK period
	0xFF: Data setup time = 255 * HCLK period
AHLD[3:0]	Address hold time
	This field is used to set the time of address hold phase, which only used in mode
	D and multiplexed mode.
	0x0: Reserved
	0x1: Address hold time = 1 * HCLK
	0xF: Address hold time = 15 * HCLK
ASET[3:0]	Address setup time
	This field is used to set the time of address setup phase.
	Note: meaningful only in asynchronous access of SRAM, ROM, NOR Flash
	0x0: Address setup time = 0 * HCLK
	0xF: Address setup time = 15 * HCLK
	AHLD[3:0]

# SRAM/NOR flash write timing configuration registers (EXMC\_SNWTCFGx) (x=0, 1, 2, 3)

Address offset: 0x104 + 8 \* x, (x = 0, 1, 2, 3)

Reset value: 0x0FFF FFFF

This register is meaningful only when the EXMODEN bit in EXMC\_SNCTLx is set to 1.

31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16	
Rese	erved	WASYN	MOD[1:0]	[1:0] Re					erved				WBUSLAT			
		r	w										r	w		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	WDSET[7:0]								WAHLD[3:0]				WASET[3:0]			
	rw								rw				rw			

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29:28	WASYNCMOD[1:0]	Asynchronous access mode
		The bits are valid only when the EXMEN bit in the EXMC_SNCTLx register is 1.
		00: Mode A access



digabevice		ODSZA430 OSEI WANDA
		01: Mode B access
		10: Mode C access
		11: Mode D access
27:20	Reserved	Must be kept at reset value.
19:16	WBUSLAT[3:0]	Bus latency
		Bus latency added at the end of each write transaction to match with the minimum
		time between consecutive transactions.
		0x0: Bus latency = 0 * HCLK period
		0x1: Bus latency = 1 * HCLK period
		0xF: Bus latency = 15 * HCLK period
15:8	WDSET[7:0]	Data setup time
		This field is meaningful only in asynchronous access.
		0x00: Reserved
		0x01: Data setup time = 1 * HCLK period
		0xFF: Data setup time = 255 * HCLK period
7:4	WAHLD[3:0]	Address hold time
		This field is used to set the time of address hold phase, which only used in mode
		D and multiplexed mode.
		0x0: Reserved
		0x1: Address hold time = 1 * HCLK
		0xF: Address hold time = 15 * HCLK
3:0	WASET[3:0]	Address setup time
		This field is used to set the time of address setup phase.
		Note: Meaningful only in asynchronous access of SRAM,ROM,NOR Flash
		0x0: Address setup time = 0 * HCLK
		0x1: Address setup time = 1 * HCLK
		0xF: Address setup time = 15 * HCLK

# 25.4.2. NAND flash/PC card controller registers

# NAND flash/PC card control registers (EXMC\_NPCTLx) (x=1, 2, 3)

Address offset: 0x40 + 0x20 \* x, (x = 1, 2, and 3)

Reset value: 0x0000 0008

This register has to be accessed by word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual

	Reserved										ECCSZ[2:0]			ATR[3]	
													rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ATR[2:0]		CTR[3:0]			Reserved		ECCEN	NDW[1:0]		NDTP	NDBKEN	NDWTEN	Reserved	
	rw	·	<u> </u>		w	<u> </u>			rw	rv	,	rw	rw	rw	

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19:17	ECCSZ[2:0]	ECC size
		000: 256 bytes
		001: 512 bytes
		010: 1024 bytes
		011: 2048 bytes
		100: 4096 bytes
		101: 8192 bytes
16:13	ATR[3:0]	ALE to RE delay
		0x0: ALE to RE delay = 1 * HCLK
		0xF: ALE to RE delay = 16 * HCLK
12:9	CTR[3:0]	CLE to RE delay
		0x0: CLE to RE delay = 1 * HCLK
		0x1: CLE to RE delay = 2 * HCLK
		0xF: CLE to RE delay = 16 * HCLK
8:7	Reserved	Must be kept at reset value.
6	ECCEN	ECC enable
		0: Disable ECC, and reset EXMC_NECCx
		1: Enable ECC
5:4	NDW[1:0]	NAND bank memory data bus width
		00: 8 bits
		01: 16 bits
		Others: Reserved
		Note: for PC/CF card, 16-bit bus width must be selected.
3	NDTP	NAND bank memory type
		0: PC Card, CF card, PCMCIA
		1: NAND Flash
2	NDBKEN	NAND bank enable
		0: Disable corresponding memory bank
		1: Enable corresponding memory bank



1	NDWTEN	Wait function enable
		0: Disable wait function
		1: Enable wait function
0	Reserved	Must be kept at reset valu

# NAND flash/PC card interrupt enable registers (EXMC\_NPINTENx) (x=1, 2, 3)

Address offset: 0x44 + 0x20 \* x, (x = 1,2, and 3)

Reset value: 0x0000 0042 (for bank1 and bank2), 0x0000 0040 (for bank3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								FFEPT	INTFEN	INTHEN	INTREN	INTFS	INTHS	INTRS

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	FFEPT	FIFO empty flag
		0: FIFO is not empty.
		1: FIFO is empty.
5	INTFEN	Falling edge detection interrupt enable
		0: Disable falling edge detection interrupt
		1: Enable falling edge detection interrupt
4	INTHEN	High-level detection interrupt enable
		0: Disable high-level detection interrupt
		1: Enable high-level detection interrupt
3	INTREN	Rising edge detection interrupt enable
		0: Disable rising edge detection interrupt
		1: Enable rising edge detection interrupt
2	INTFS	Falling edge flag
		0: Not detect falling edge
		1: Detect falling edge
1	INTHS	High-level flag
		0: Not detect high-level
		1: Detect high-level
0	INTRS	Rsing edge flag
		0: Not detect rising edge



1: Detect rising edge

# NAND flash/PC card common space timing configuration registers (EXMC\_NPCTCFGx) (x=1, 2, 3)

Address offset: 0x48 + 0x20 \* x, (x = 1, 2, and 3)

Reset value: 0xFFFFFFF

These operations applicable to common memory space for 16-bit PC Card, CF card and NAND Flash.

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			COMH	HZ[7:0]				COMHLD[7:0]								
			r	w							n	W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			COMW	AIT[7:0]				COMSET[7:0]								
	rw										n	w				

**Bits Fields Descriptions** 31:24 COMHIZ[7:0] Common memory data bus HiZ time The bits are defined as time of bus keep high impedance state after writing the 0x00: COMHIZ = 1 \* HCLK 0xFE: COMHIZ = 255 \* HCLK 0xFF: Reserved 23:16 COMHLD[7:0] Common memory hold time After sending the address, the bits are defined as the address hold time. In write operation, they are also defined as the data signal hold time. 0x00: Reserved 0x01: COMHLD = 1 \* HCLK 0xFE: COMHLD = 254 \* HCLK 0xFF: Reserved COMWAIT[7:0] Common memory wait time 15:8 Define the minimum time to maintain command 0x00: Reserved 0x01: COMWAIT = 2 \* HCLK (+NWAIT active cycles) 0xFE: COMWAIT = 255 \* HCLK (+NWAIT active cycles) 0xFF: Reserved 7:0 COMSET[7:0] Common memory setup time

rw



Define the time to build address before sending command

0x00: COMSET = 1 \* HCLK

. . . . .

0xFE: COMSET = 255 \* HCLK

0xFF: Reserved

# NAND flash/PC card attribute space timing configuration registers (EXMC\_NPATCFGx) (x=1, 2, 3)

Address offset: 0x4C + 0x20 \* x, (x = 1, 2, and 3)

Reset value: 0xFFFFFFF

rw

It is used for 8-bit accesses to the attribute memory space of the PC Card or to access the NAND Flash for the last address write access if another timing must be applied.

This register has to be accessed by word(32-bit)

			٨ΤΤ⊔	IZ[7:0]							ATTUI	DIZ:01					
			A1111	12[7.0]				ATTHLD[7:0]									
			r	w				rw									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ATTWAIT[7:0]										ATTSI	ET[7:0]					

**Fields Descriptions Bits** 31:24 ATTHIZ[7:0] Attribute memory data bus HiZ time The bits are defined as time of bus keep high impedance state after writing the data. 0x00: ATTHIZ = 0 \* HCLK 0xFE: ATTHIZ = 254 \* HCLK 0xFF: Reserved 23:16 ATTHLD[7:0] Attribute memory hold time After sending the address, the bits are defined as the address hold time. In write operation, they are also defined as the data signal hold time. 0x00: Reserved 0x01: ATTHLD = 1 \* HCLK 0xFE: ATTHLD = 254 \* HCLK 0xFF: Reserved 15:8 ATTWAIT[7:0] Attribute memory wait time Define the minimum time to maintain command 0x00: Reserved 0x01: ATTWAIT = 2 \* HCLK (+NWAIT active cycles)



. . . . . .

0xFE: ATTWAIT = 255 \* HCLK (+NWAIT active cycles)

0xFF: ATTWAIT = Reserved

7:0 ATTSET[7:0] Attribute memory setup time

Define the time to build address before sending command

0x00: ATTSET = 1 \* HCLK

. . . . . .

0xFE: ATTSET = 255 \* HCLK

0xFF: Reserved

# PC card I/O space timing configuration register (EXMC\_PIOTCFG3)

Address offset: 0xB0

Reset value: 0xFFFFFFF

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			IOHIZ	Z[7:0]				IOHLD[7:0]								
	rw										r	W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	IOWAIT[7:0]										IOSE	T[7:0]				

rw

Bits	Fields	Descriptions
31:24	IOHIZ[7:0]	IO space data bus HiZ time
		The bits are defined as time of bus keep high impedance state after writing the
		data.
		0x00: IOHIZ = 0 * HCLK
		0xFF: IOHIZ = 255 * HCLK
23:16	IOHLD[7:0]	IO space hold time
		After sending the address, the bits are defined as the address hold time. In write
		operation, they are also defined as the data signal hold time.
		0x00: Reserved
		0x01: IOHLD = 1 * HCLK
		0xFF: IOHLD = 255 * HCLK
15:8	IOWAIT[7:0]	IO space wait time
		Define the minimum time to maintain command
		0x00: Reserved
		0x01: IOWAIT = 2 * HCLK (+NWAIT active cycles)



0xFF: IOWAIT = 256 \* HCLK (+NWAIT active cycles)

7:0 IOSET[7:0] IO space setup time

Define the time to build address before sending command

0x00: IOSET = 1 \* HCLK

. . . . .

0xFF: IOSET = 256 \* HCLK

#### NAND flash ECC registers (EXMC\_NECCx) (x=1, 2)

Address offset: 0x54+0x20 \* x Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ECC[	31:16]							
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ECC	[15:0]							

r

Bits	Fields	Descriptions
31:0	ECC[31:0]	ECC result
		If ECCSZ[2:0] = 000, the page size of NAND Flash is 256 bytes, the ECC result is
		stored in ECC[21:0].
		If ECCSZ[2:0] = 001, the page size of NAND Flash is 512 bytes, the ECC result is
		stored in ECC[23:0].
		If ECCSZ[2:0] = 010, the page size of NAND Flash is 1024 bytes, the ECC result
		is stored in ECC[25:0].
		If ECCSZ[2:0] = 011, the page size of NAND Flash is 2048 bytes, the ECC result
		is stored in ECC[27:0].
		If ECCSZ[2:0] = 100, the page size of NAND Flash is 4096 bytes, the ECC result
		is stored in ECC[29:0].
		If ECCSZ[2:0] = 101, the page size of NAND Flash is 8192 bytes, the ECC result
		is stored in ECC[31:0].

# 25.4.3. SDRAM controller registers

# SDRAM control registers (EXMC\_SDCTLx) (x=0, 1)

Address offset: 0x140+4\*x, (x = 0, 1)

Reset value: 0x0000 02D0

This register has to be accessed by word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual

Reserved

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	PIPED[1:0]		BRSTRD	SDCL	.K[1:0]	WPEN	CL[	1:0]	NBK	SDW	[1:0]	RAW	/[1:0]	CAW	/[1:0]
	rw		F14/		14/	r)A/	n	v	r.w	n	v		M	-	

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14:13	PIPED[1:0]	Pipeline delay
		These bits specify the delay for reading data after CAS latency in HCLK clock
		cycles.
		00: 0 HCLK clock cycle delay
		01: 1 HCLK clock cycle delay
		10: 2 HCLK clock cycle delay
		11: reserved
		<b>Note:</b> The corresponding bits in the EXMC_SDCTL1 register are reserved.
12	BRSTRD	Burst read
		When this bit is set, the SDRAM controller anticipates the next read commands
		during the CAS latency and stores data in the read FIFO.
		0: Disable burst read
		1: Enable burst read
		<b>Note:</b> The corresponding bits in the EXMC_SDCTL1 register are reserved.
11:10	SDCLK[1:0]	SDRAM clock configuration
		These bits specifies the SDRAM clock period for both SDRAM devices. The
		memory clock should be disabled before change, and the SDRAM memory must
		be re-initialized after this configuration is changed.
		00: SDCLK memory clock disabled
		01: Reserved
		10: SDCLK memory period = 2 x HCLK periods
		11: SDCLK memory period = 3 x HCLK periods
		<b>Note:</b> The corresponding bits in the EXMC_SDCTL1 register are reserved.
9	WPEN	Write protection enable
		This bit enables the write protection function.
		0: Disable write protection, write accesses allowed
		1: Enable write protection, write accesses ignored
8:7	CL[1:0]	CAS Latency
		This bits sets specifies SDRAM CAS latency in SDRAM memory clock cycle unit
		00: reserved, do not use.
		01: 1 cycle
		10: 2 cycles



		11: 3 cycles
6	NBK	Number of banks
		This bit specifies the number of internal banks.
		0: 2 internal Banks
		1: 4 internal Banks
5:4	SDW[1:0]	SDRAM data bus width.
		These bits specify the SDRAM memory data width.
		00: 8 bits
		01: 16 bits
		10: 32 bits
		11: reserved
3:2	RAW[1:0]	Row address bit width
		These bits specify the bit width of a row address.
		00: 11 bit
		01: 12 bits
		10: 13 bits
		11: reserved
1:0	CAW[1:0]	Column address bit width
		These bits specify the bit width of column address.
		00: 8 bits
		01: 9 bits
		10: 10 bits
		11: 11 bits.

# SDRAM timing configuration registers (EXMC\_SDTCFGx) (x=0, 1)

Address offset: 0x148+4\*x, (x = 0, 1)

Reset value: 0x0FFF FFFF

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Rese	erved			RCE	0[3:0]		RPD[3:0]				WRD[3:0]				
					r	w			n	W			r	W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ARF	D[3:0]			RASI	D[3:0]			XSRI	0[3:0]		LMRD[3:0]				
TW DW					· · ·							r				

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:24	RCD[3:0]	Row to column delay
		These bits specify the delay between an Activate command and a read/write
		command in SDRAM memory clock cycle unit.



Bits	Fields	Descriptions
		0x0: 1 cycle.
		0x1: 2 cycles
		0xF: 16 cycles
23:20	RPD[3:0]	Row precharge delay
20.20	141 D[0.0]	These bits specify the delay between a precharge command and the next
		command in SDRAM memory clock cycle unit.
		0x0: 1 cycle
		0x1: 2 cycles
		0xF: 16 cycles
		Note: The corresponding bits in the EXMC_SDTCFG1 register are reserved. If
		two SDRAM memories are used, the RPD must be programmed with the
		timings of the slower one.
10:16	WDDI2.01	Mrita raggyary dalay
19:16	WRD[3:0]	Write recovery delay
		These bits specify the delay between a write and a precharge command in SDRAM memory clock cycle unit.
		0x0: 1 cycle
		0x1: 2 cycles
		0xF: 16 cycles
		<b>Note:</b> The corresponding bits in the EXMC_SDTCFG1 register are reserved. If
		two SDRAM memories are used, the WRD must be programmed with the
		timings of the slower one.
15:12	ARFD[3:0]	Auto refresh delay
		These bits specify the delay between two consecutive refresh commands, the
		delay between two activate commands, as well as the delay between the
		refresh command and the activate command in SDRAM memory clock cycle
		unit.
		0x0: 1 cycle
		0x1: 2 cycles
		 0xF: 16 cycles
		Note: The corresponding bits in the EXMC_SDTCFG1 register are reserved. If
		two SDRAM memories are used, the ARFD must be programmed with the
		timings of the slower one.
		annings of the blower che.
11:8	RASD[3:0]	Row address select delay
		These bits specify the delay between an activate command and a precharge
		command in SDRAM memory clock cycle unit. The minimum delay between
		two successive self-refresh commands is also specified by these bits.
		0x0: 1 cycle
		771



Bits	Fields	Descriptions
		0x1: 2 cycles
		0xF: 16 cycles
7:4	XSRD[3:0]	Exit self-refresh delay
		These bits specify the delay from a self-refresh command to an activate
		command in SDRAM memory clock cycle unit.
		0x0: 1 cycle
		0x1: 2 cycles
		0xF: 16 cycles
3:0	LMRD[3:0]	Load mode register delay
		These bits specify the delay between a load mode register command and a
		refresh or active command in SDRAM memory clock cycle unit.
		0x0: 1 cycle
		0x1: 2 cycles
		0xF: 16 cycles

# **SDRAM** command register (EXMC\_SDCMD)

Address offset: 0x150 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Rese	erved							MRC	[12:7]		
												n	W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MRC[6:0]							NAR	F[3:0]		DS0	DS1		CMD[2:0]	
· ·															

Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21:9	MRC[12:0]	Mode register content
		These bits specify the SDRAM mode register content which will be programmed
		when CMD = '100'.
8:5	NARF[3:0]	Number of successive auto-refresh
		These bits specify how many successive auto-refresh cycles will be send when
		CMD = '011'.
		0x0: 1 Auto-refresh cycle
		0x1: 2 Auto-refresh cycles



0xE: 15 Auto-refresh cycles 0xF: Reserved DS<sub>0</sub> Device select 0 4 This bit indicates whether the SDRAM Device0 is selected or not. 0: SDRAM Device0 is not selected 1: SDRAM Device0 is selected 3 DS1 Device select 1 This bit indicates whether the SDRAM Device1 is selected or not. 0: SDRAM Device1 is not selected 1: SDRAM Device1 is selected 2:0 CMD[2:0] Command These bits specify the commands, which are issued to the SDRAM device. 000: Normal operation command 001: Clock enable command 010: Precharge all command 011: Auto-refresh command 100: Load mode register command 101: Self-refresh command 110: Power-down entry command 111: Reserved Note: At least one command device select bit (DS1 or DS0) must be set, when a command is issued. If both devices are used, the commands must be issued to the two devices by setting the DS1and DS0 bits at the same time.

### SDRAM auto-refresh interval register (EXMC\_SDARI)

Address offset: 0x154 Reset value: 0x0000 0000

			-				-								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	REIE						А	RINTV[12:	0]						REC
	rw							rw							w

Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	REIE	Refresh error interrupt enable 0: Disable



1: Enable. An interrupt is generated if REIF bit of the status register is set

ARINTV[12:0] Auto-refresh interval
This bit field specifies the interval of two successive auto-refresh commands in memory clock cycle unit.

ARFITV = (SDRAM refresh period / Number of rows) - 20

REC Refresh error flag clear
The refresh error flag (REIF) in the status register will be cleared when this bit is set.
0: no effect
1: Clear the refresh error flag

# SDRAM status register (EXMC\_SDSTAT)

Address offset: 0x158 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									NRDY	STA	1[1:0]	STA	0[1:0]	REIF	
												_			

Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5	NRDY	Not ready status
		This bit specifies whether the SDRAM controller is ready for a new command
		0: SDRAM controller is ready for a new command
		1: SDRAM controller is not ready for a new command
4:3	STA1[1:0]	Device1 status
		This bit defines the Status of SDRAM Device1.
		00: Normal status
		01: Self-refresh status
		10: Power-down status
2:1	STA0[1:0]	Device 0 status
		This bit defines the Status of SDRAM Device 0.
		00: Normal status
		01: Self-refresh status
		10: Power-down status
0	REIF	Refresh error interrupt flag



0: No refresh error

1: A refresh error occurred. An interrupt is generated when REIE = 1.

# SDRAM read sample control register (EXMC\_SDRSCTL)

Address offset: 0x180 Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									SDS	C[3:0]		Rese	erved	SSCR	RSEN
									-	.,				rıa/	rw.

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:4	SDSC[3:0]	Select the delayed sample clock of read data
		0x0: Select the clock after 0 delay cell
		0x1: Select the clock after 1 delay cell
		0xF: Select the clock after 15 delay cell
3:2	Reserved	Must be kept at reset value.
1	SSCR	Select sample cycle of read data
		0: add 0 extra HCLK cycle to the read data sample clock besides the delay chain
		1: add 1 extra HCLK cycle to the read data sample clock besides the delay chain
0	RSEN	Read sample enable
		0: Disable read sample
		1: Enable read sample

# 25.4.4. SQPI-PSRAM controller registers

# SPI initialization register(EXMC\_SINIT)

Offset address: 0x310 Reset Value: 0x1801 0000

POL         IDL[1:0]         ADRBIT[4:0]         Reserved         CMDBIT[1:0]	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	POL	IDL	[1:0]		,	ADRBIT[4:0]	I				Res	erved			CMDE	BIT[1:0]

# GD32A490 User Manual

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

es		

Bits	Fields	Descriptions
31	POL	Read data sample polarity.
		0: Sample data at rising edge(default)
		1: Sample data at falling edge.
30:29	IDL[1:0]	SPI PSRAM ID Length.
		00:64-bit
		01:32-bit
		10:16-bit
		11:8-bit
28:24	ADRBIT[4:0]	Bit number of SPI PSRAM address phase.
		Value Range:1 to 26(default:24)
		0x00: reserved
		0x01: 1-bit address
		0x1A: 26-bit address
		0x1B: reserved
		0x1F: reserved
23:18	Reserved	Must be kept at reset value.
17:16	CMDBIT[1:0]	Bit number of SPI PSRAM command phase
		00: 4 bit
		01: 8 bit (default)
		10: 16 bit
		11: Reserved
15:0	Reserved	Must be kept at reset value.

# SPI read command register(EXMC\_SRCMD)

Offset address: 0x320 Reset Value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RDID					Reserved					RMOE	DE[1:0]		RWAITC	YCLE[3:0]	
rw										r	N		r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RCME	D[15:0]							



Bits	Fields	Descriptions
31	RDID	Send SPI Read ID Command, command code and mode come from RCMD and RMODE.
30:22	Reserved	Must be kept at reset value.
21:20	RMODE[1:0]	SPI PSRAM read command mode  00: Not SPI mode  01: SPI mode  10: SQPI mode  11: QPI mode
19:16	RWAITCYCLE[3:0]	SPI read wait cycle number after address phase.
15:0	RCMD[15:0]	SPI read command for AHB read transfer.  When CMDBIT is different, valid RCMD is different:  CMDBIT=00,RCMD[3:0] are valid.  CMDBIT=01,RCMD[7:0] are valid.  CMDBIT=10,RCMD[15:0] are valid.

Note: Before writing 1 to RDID bit, users must ensure it is cleared by reading RDID as 0.

# SPI write command register(EXMC\_SWCMD)

Offset address: 0x330 Reset Value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SC					Reserved					WMOI	DE[1:0]		WWAITC	YCLE[3:0]	
rw										r	w		r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							WCMI	D[15:0]							

rw

Bits	Fields	Descriptions
31	SC	Send SPI special command which does not have address and data phase, command code and mode come from WCMD and WMODE.
30:22	Reserved	Must be kept at reset value.
21:20	WMODE[1:0]	SPI PSRAM write command mode  00: Not SPI mode  01: SPI mode  10: SQPI mode  11: QPI mode



19:16 WWAITCYCLE[3:0] SPI write wait cycle number after address phase

15:0 WCMD[15:0] SPI write command for AHB write transfer

**Note**: Before write 1 to SC bit, you must ensure it is cleared and after set SC to 1, you must wait SC cleared.

# SPI ID low register(EXMC\_SIDL)

Offset address: 0x340 Reset Value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							SIDL[:	31:16]							
							r	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SIDL	[15:0]							

rw

Bits	Fields	Descriptions
31:0	SIDL[31:0]	ID low data saved for SPI read ID command
		SIDL[31:0] is valid when IDL=01 or 00.
		SIDL[15:0] is valid when IDL=10.
		SIDL[7:0] is valid when IDL=11.

#### SPI ID high register(EXMC\_SIDH)

Offset address: 0x350 Reset Value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							SIDH[	31:16]							
							n	N							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SIDH	[15:0]							

rw

Bits	Fields	Descriptions
31:0	SIDH[63:32]	ID high data saved for SPI read ID command.
		Note: SIDH[31:0] is valid when IDL=00.



# 26. Controller area network (CAN)

#### 26.1. Overview

CAN bus (Controller Area Network) is a bus standard designed to allow microcontrollers and devices to communicate with each other without a host computer.

As CAN network interface, basic extended CAN supports the CAN protocols version 2.0A and 2.0B. The CAN interface automatically handles the transmission and the reception of CAN frames. The CAN provides 28 scalable/configurable identifier filter banks. The filters are used for selecting the input message as software requirement and otherwise discarding the message. Three transmit mailboxes are provided to the software for transfer messages. The transmission scheduler decides which mailbox will be transmitted firstly. Three complete messages can be stored in every FIFO. The FIFOs are managed completely by hardware. Two receiving FIFOs are used by hardware to store the incoming messages. In addition, the CAN controller provides all hardware functions, which supports the time-triggered communication option, in safety-critical applications.

#### 26.2. Characteristics

- Supports CAN protocols version 2.0A, 2.0B
- Baud rates up to 1 Mbit/s
- Supports the time-triggered communication
- Interrupt enable and clear

#### **Transmission**

- Supports 3 transmit mailboxes
- Prioritization of messages
- Supports Time Stamp at SOF transmission

#### Reception

- Supports 2 receive FIFOs and each has 3 messages deep
- 28 scalable/configurable identifier filter banks in GD32A490xx
- FIFO lock

#### Time-triggered communication


- Disable retransmission automatically
- 16-bit free timer
- Time Stamp on SOF reception
- Time Stamp sent in last two data bytes



#### 26.3. Function overview

Figure 26-1. CAN module block diagram shows the CAN block diagram.

Figure 26-1. CAN module block diagram



### 26.3.1. Working mode

The CAN interface has three working modes:

- Sleep working mode.
- Initial working mode.
- Normal working mode.

#### Sleep working mode

Sleep working mode is the default mode after reset. In sleep working mode, the CAN is in the low-power status and the CAN clock is stopped.

When SLPWMOD bit in CAN\_CTL register is set, the CAN enters the sleep working mode. Then the SLPWS bit in CAN\_STAT register is set by hardware.

To leave sleep working mode automatically: the AWU bit in CAN\_CTL register is set and the CAN bus activity is detected. To leave sleep working mode by software: clear the SLPWMOD bit in CAN\_CTL register.

Sleep working mode to Initial working mode: set IWMOD bit and clear SLPWMOD bit in CAN\_CTL register.

Sleep working mode to Normal working mode: Clear IWMOD and SLPWMOD bit in CAN\_CTL register.



#### Initial working mode

When the configuration of CAN bus communication is needed to be changed, the CAN must enter initial working mode.

When IWMOD bit in CAN\_CTL register is set, the CAN enters the initial working mode. Then the IWS bit in CAN\_STAT register is set.

Initial working mode to sleep working mode: Set SLPWMOD bit and clear IWMOD bit in CAN\_CTL register.

Initial working mode to Normal working mode: Clear IWMOD bit and clear SLPWMOD bit in CAN\_CTL register.

#### Normal working mode

The CAN could communicate with other CAN communication nodes in normal working mode.

To enter normal working mode: clear IWMOD and SLPWMOD bit in CAN\_ CTL register.

Normal working mode to sleep working mode: Set SLPWMOD bit in CAN\_CTL register and wait the current transmission or reception completed.

Normal working mode to Initial working mode: Set IWMOD bit in CAN\_CTL register, and wait the current transmission or reception completed.

#### 26.3.2. Communication modes

The CAN interface has four communication modes:

- Silent communication mode.
- Loopback communication mode.
- Loopback and silent communication mode.
- Normal communication mode.

#### Silent communication mode

Silent communication mode means reception available and transmission disable.

The RX pin of the CAN can get the signal from the network and the TX pin always holds logical one.

When the SCMOD bit in CAN\_BT register is set, the CAN enters the silent communication mode. When it is cleared, the CAN leaves silent communication mode.

Silent communication mode is useful for monitoring the network messages.

#### Loopback communication mode

Loopback communication mode means the transmitted messages are transferred into the RX



FIFOs, the RX pin is disconnected from the CAN network and the TX pin can still send messages to the CAN network.

Setting LCMOD bit in CAN\_BT register to enter loopback communication mode, while clearing it to leave. Loopback communication mode is useful for self-test.

#### Loopback and silent communication mode

Loopback and silent communication mode means the RX and TX pins are disconnected from the CAN network while the transmitted messages are transferred into the RX FIFOs.

Setting LCMOD and SCMOD bit in CAN\_BT register to enter loopback and silent communication mode, while clearing them to leave.

Loopback and silent communication mode is useful on self-test. The TX pin holds in recessive state. The RX pin holds high impedance state.

#### Normal communication mode


Normal communication mode is the default communication mode when the LCMOD and SCMOD bit in CAN\_BT register are cleared.

#### 26.3.3. Data transmission

#### Transmission register

Three transmit mailboxes are used for the application. Transmit mailboxes are used by configuring four transmission registers: CAN\_TMIx, CAN\_TMPx, CAN\_TMDATA0x and CAN\_TMDATA1x. As shown in *Figure 26-2. Transmission register*.

Figure 26-2. Transmission register






#### Transmit mailbox state

A transmit mailbox can be used when it is free (empty state). If the mailbox is filled with data, set TEN bit in CAN\_TMIx register to prepare for starting the transmission (pending state). If more than one mailbox is in the pending state, they need scheduling the transmission (scheduled state). A mailbox with highest priority enters into transmit state and starts transmitting the message (transmit state). After the message has been sent, the mailbox is free (empty state). As shown in Figure 26-3. State of transmit mailbox.

Figure 26-3. State of transmit mailbox



#### Transmit status and error

The CAN\_TSTAT register includes the transmit status and error bits: MTF, MTFNERR, MAL, MTE.

- MTF: mailbox transmits finished. Typically, MTF is set when the frame in the transmit mailbox has been sent.
- MTFNERR: mailbox transmits finished and no error. MTFNERR is set when the frame in the transmission mailbox has been sent without any error.
- MAL: mailbox arbitration lost. MAL is set when the frame transmission is failed due to the arbitration lost.
- MTE: mailbox transmit error. MTE is set when the frame transmission is failed due to the error detected on the CAN bus.

#### Steps of sending a frame

To send a frame through the CAN:

- Step 1: Select one free transmit mailbox.
- Step 2: Configure four transmission registers with the application's acquirement.
- Step 3: Set TEN bit in CAN TMIx register.
- Step 4: Check the transmit status. Typically, MTF and MTFNERR are set if transmission is successful.

#### Transmission options

#### Abort

MST bit in CAN\_TSTAT register can abort the transmission.

If the transmit mailbox's status is pending or scheduled, the abort of transmission can be



done immediately.

In the **transmit** state, the abort of transmission does not take effect immediately until the transmission is finished. In case that the transmission is successful, the MTFNERR and MTF in CAN\_TSTAT are set and state changes to be **empty**. In case that the transmission is failed, the state changes to be **scheduled** and then the abort of transmission can be done immediately.

#### **Priority**

When more than one transmit mailbox is pending, the transmission order is given by the TFO bit in CAN\_CTL register.

In case that TFO is 1, the three transmit mailboxes work first-in first-out (FIFO).

In case TFO is 0, the transmit mailbox with lowest identifier has the highest priority of transmission. If the identifiers are equal, the lower mailbox number will be scheduled firstly.


#### 26.3.4. Data reception

#### Reception register

Two Rx FIFOs are used for the application. Rx FIFOs are managed by five registers: CAN\_RFIFOx, CAN\_RFIFOMIx, CAN\_RFIFOMPx, CAN\_RFIFOMDATA0x and CAN\_RFIFOMDATA1x. FIFO's status and operation can be handled by CAN\_RFIFOx register. Reception frame data can be achieved through the registers: CAN\_RFIFOMIx, CAN\_RFIFOMPx, CAN\_RFIFOMDATA0x and CAN\_RFIFOMDATA1x.

Each FIFO consists of three receive mailboxes. As shown in Figure 26-4. Reception register.

Figure 26-4. Reception register





#### **Rx FIFO**

Rx FIFO has three mailboxes. The reception frames are stored in the mailbox according to the arriving sequence. First arrived frame can be accessed by application firstly.

The number of frames in the Rx FIFO and the status can be accessed by the register CAN\_RFIFO0 and CAN\_RFIFO1.

If at least one frame has been stored in the Rx FIFO0, the frame data is stored in the CAN\_RFIFOMIO, CAN\_RFIFOMPO, CAN\_RFIFOMDATA00 and CAN\_RFIFOMDATA10 registers. After reading the current frame, set RFD bit in CAN\_RFIFO0 to release a frame in the Rx FIFO and the software can read the next frame.

#### **RX FIFO status**

RFL (Rx FIFO length) bits in CAN\_RFIFOx register is 0 when no frame is stored in the Rx FIFO and it is 3 when FIFOx is full.

When RFF bit in CAN\_RFIFOx register is set, it indicates FIFOx is full, at this time, RFL is 3.

When a new frame arrives after the FIFO has held three frames, the RFO bit in CAN\_RFIFOx register will be set, and it indicates FIFOx is overrun. If the RFOD bit in CAN\_CTL register is set, the new frame is discarded. If the RFOD bit in CAN\_CTL register is reset, the new frame is stored into the Rx FIFO and the last frame in the Rx FIFO is discarded.

#### Steps of receiving a message

Step 1: Check the number of frames in the receive FIFO.

Step 2: Read CAN\_RFIFOMIx, CAN\_RFIFOMPx, CAN\_RFIFOMDATA0x and CAN\_RFIFOMDATA1x.

Step 3: Set the RFD bit in CAN\_RFIFOx register.

#### 26.3.5. Filtering function

The CAN receives frames from the CAN bus. If the frame passes the filter, it is stored in the Rx FIFOs. Otherwise, the frame will be discarded without intervention by the software.

The identifier of frame is used for the matching of the filter.

#### Scale


The filter consists of 28 banks: bank0 to bank27. Each bank has two 32-bit registers: CAN FxDATA0 and CAN FxDATA1.

Each filter bank can be configured to 32-bit or 16-bit.

32-bit: SFID[10:0], EFID[17:0], FF and FT bits. As shown in Figure 26-5. 32-bit filter.




Figure 26-5. 32-bit filter



16-bit: SFID [10:0], FT, FF and EFID[17:15] bits. As shown in Figure 26-6. 16-bit filter.

Figure 26-6. 16-bit filter



#### Mask mode

For the Identifier of a data frame to be filtered, the mask mode is used to specify which bits must be the same as the preset Identifier and which bits need not be judged. 32-bit mask mode example is shown in <u>Figure 26-7</u>. 32-bit mask mode filter.

Figure 26-7. 32-bit mask mode filter




Figure 26-8. 16-bit mask mode filter

ID	FDATA0[15:5]		F	DATA0[4:0]	FDATA1[15:5]		FDATA1[4:0]
Mask	FDATA0[31:21]		FD	ATA0[20:16]	FDATA1[31:21]		FDATA1[20:16]
_/		/		./:		/	
	SFID[10:0]	FT	FF	EFID[17:15]	SFID[10:0]	FT	FF EFID[17:15]

#### List mode

The filter consists of frame identifiers. The filter can determine whether a frame will be discarded or not. When one frame arrived, the filter will check which member can match the identifier of the frame.

32-bit list mode example is shown in Figure 26-9. 32-bit list mode filter.

Figure 26-9. 32-bit list mode filter




Figure 26-10. 16-bit list mode filter

ID	FDATA0[15:5]		FDATA0[4:0]	FDATA1[15:5]		FDATA1[4:0]
ID	FDATA0[31:21]	I	DATA0[20:16]	FDATA1[31:21]		FDATA1[20:16]
_/		/	, ·	/	/	
	SFID[10:0]	FT F	F EFID[17:15]	SFID[10:0]	FT	FF EFID[17:15]



#### Filter number

Filter consists of some filter bank. According to the mode and the scale of each of the filter banks, filter has different effect.

For example, there are two filter banks. Bank 0 is configured as 32-bit mask mode. Bank 1 is configured as 32-bit list mode. The filter number is shown in *Table 26-1. 32-bit filter number*.

Table 26-1. 32-bit filter number

Filter Bank	Filter Data Register	Filter Number
0	F0DATA0-32bit-ID	0
	F0DATA1-32bit-Mask	0
1	F1DATA0-32bit-ID	1
	F1DATA1-32bit-ID	2

#### **Associated FIFO**

28 banks can be associated with FIFO0 or FIFO1. If the bank is associated with FIFO0, the frames passed the bank will be stored in the FIFO0.

#### **Active**

The filter bank needs to be activated if the bank is to be used, otherwise, the filter bank should be left deactivated.

#### Filtering index

Each filter number corresponds to a filtering rule. When the frame which is associated with a filter number N passes the filters, the filter index is N. It stores in the FI bits in CAN\_RFIFOMPx.

Filter bank has filter index once it is associated with the FIFO no matter whether the bank is active or not.

The example about filtering index is shown in **Table 26-2. Filtering index**.

Table 26-2. Filtering index

Filter	FIFO0	Active	Filter	Filter	FIFO1	Active	Filter
Bank			Nunber	Bank			Nunber
	F0DATA0-32bit-ID				F2DATA0[15:0]-16bit-ID		
0		Yes	0		F2DATA0[31:16]-16bit-		0
	F0DATA1-32bit-Mask			2	Mask	Yes	
	F1DATA0-32bit-ID		1		F2DATA1[15:0]-16bit-ID	165	
1		Yes			F2DATA1[31:16]-16bit-		1
	F1DATA1-32bit-ID		2		Mask		
3	F3DATA0[15:0]-16bit-ID	No	3	4	F4DATA0-32bit-ID	No	2
3	F3DATA0[31:16]-16bit-	NO	3	4	F4DATA1-32bit-Mask	INO	2



# GD32A490 User Manual

Filter Bank	FIFO0	Active	Filter Nunber	Filter Bank	FIFO1	Active	Filter Nunber
	Mask						
	F3DATA1[15:0]-16bit-ID				F5DATA0-32bit-ID		3
	F3DATA1[31:16]-16bit-		4	5		No	
	Mask				F5DATA1-32bit-ID		4
	F7DATA0[15:0]-16bit-ID	No	5		F6DATA0[15:0]-16bit-ID		5
7	F7DATA0[31:16]-16bit-ID		6	6	F6DATA0[31:16]-16bit-ID	Yes	6
'	F7DATA1[15:0]-16bit-ID		7		F6DATA1[15:0]-16bit-ID	165	7
	F7DATA1[31:16]-16bit-ID		8		F6DATA1[31:16]-16bit-ID		8
	F8DATA0[15:0]-16bit-ID		9		F10DATA0[15:0]-16bit-ID		
					F10DATA0[31:16]-16bit-		9
8	F8DATA0[31:16]-16bit-ID	Yes	10	10	Mask	No	
	F8DATA1[15:0]-16bit-ID		11		F10DATA1[15:0]-16bit-ID	INO	
					F10DATA1[31:16]-16bit-		10
	F8DATA1[31:16]-16bit-ID		12		Mask		
	F9DATA0[15:0]-16bit-ID		13	- 11	F11DATA0[15:0]-16bit-ID		11
	F9DATA0[31:16]-16bit-				F11DATA0[31:16]-16bit-		
9	Mask	Yes			ID	No	12
	F9DATA1[15:0]-16bit-ID		14		F11DATA1[15:0]-16bit-ID	140	13
	F9DATA1[31:16]-16bit-				F11DATA1[31:16]-16bit-		
	Mask				ID		14
12	F12DATA0-32bit-ID Yes 1:		15	13	F13DATA0-32bit-ID	Yes	15
12	F12DATA1-32bit-Mask	100	15	13	F13DATA1-32bit-ID	100	16

#### **Priority**

The filters have the priority:

- 1. 32-bit mode is higher than 16-bit mode.
- 2. List mode is higher than mask mode.
- 3. Smaller filter number has the higher priority.

# 26.3.6. Time-triggered communication

The time-triggered CAN protocol is a higher layer protocol on top of the CAN data link layer. Time-triggered communication means that activities are triggered by the elapsing of time segments. In a time-triggered communication system, all time points of message transmission are pre-defined.

In this mode, an internal 16-bit counter starts working, incrementing by 1 at each CAN bit time. This internal counter provides time stamps for sending and receiving data, stored in registers CAN\_RFIFOMPx and CAN\_TMPx.

The automatic retransmission is disabled in the time-triggered CAN communication.



#### 26.3.7. Communication parameters

#### Automatic retransmission forbid mode

In time-triggered communication mode, the requirement for automatic retransmission must be disabled and can be met by setting ARD position 1 of the CAN\_CTL register.

In this mode, the data is sent only once, and if the transmission fails due to arbitration failure or bus error, the CAN bus controller does not automatically resend the data as usual.

At the end of sending, the MTF bit of register CAN\_TSTAT is hardware set to 1, and the sending status information can be obtained via MTFNERR, MAL, and MTE.

#### Bit time

On the bit-level, the CAN protocol uses synchronous bit transmission. This not only enhances the transmitting capacity but also requires a sophisticated method of bit synchronization. While bit synchronization in a character-oriented transmission (asynchronous) is performed upon the reception which the start bit is available with each character, the synchronous transmission protocol just need one start bit available at the beginning of a frame. To ensure that the receiver correctly reads the messages, resynchronization is required. Phase buffer segments' sample point of the front-end and back-end should be inserted a bit interval.

The CAN protocol regulates bus access by bit-wise arbitration. The signal propagated from sender to receiver and back to the sender must be completed within one bit-time. For synchronization, in addition to the phase buffer segments, a propagation delay segment is needed. The propagation delay segment is regarded as signal delays caused by transmitting and receiving nodes in the process of the signal propagation on the bus.

The normal bit time from the CAN protocol has three segments as follows:


**Synchronization segment (SYNC\_SEG)**: a bit change is expected to occur within this time segment. It has a fixed length of one time quantum  $(1 \times t_{\alpha})$ .

Bit segment 1 (BS1): It defines the location of the sample point. It includes the Propagation delay segment and Phase buffer segment 1 in the CAN standard. Its duration is programmable from 1 to 16 time quanta but it may be automatically lengthened to compensate for positive phase drifts due to different frequency of the various nodes of the network.

**Bit segment 2 (BS2)**: It defines the location of the transmit point. It represents the Phase buffer segment 2 in the CAN standard. Its duration is programmable from 1 to 8 time quanta but it may also be automatically shortened to compensate for negative phase drifts.

The bit time is shown as in the <u>Figure 26-11. The bit time</u>.

Figure 26-11. The bit time



The resynchronization Jump Width (SJW): it can be lengthened or shortened to compensate for the Synchronization error of the CAN network node. It is programmable from 1 to 4 time quanta.

A valid edge is defined as the first toggle in a bit time from dominant to recessive bus level before the controller sends a recessive bit.

If a valid edge is detected in BS1, not in SYNC\_SEG, BS1 is added up to SJW maximumly, so that the sample point is delayed.

Conversely, if a valid edge is detected in BS2, not in SYNC\_SEG, BS2 is cut down to SJW at most, so that the transmit point is moved earlier.

#### **Baud rate**

The CAN's clock derives from the APB1 bus. The CAN calculates its baud rate as follow:

BaudRate=
$$\frac{1}{Normal Bit Time}$$
 (26-1)

Normal Bit Time=
$$t_{SYNC SEG} + t_{BS1} + t_{BS2}$$
 (26-2)

with:

$$t_{SYNC SEG} = 1 \times t_q$$
 (26-3)

$$t_{BS1} = (1 + BT.BS1) \times t_{a}$$
 (26-4)

$$t_{BS2} = (1 + BT.BS2) \times t_q$$
 (26-5)

$$t_{q} = (1 + BT.BAUDPSC) \times t_{PCLK1}$$
 (26-6)

#### 26.3.8. Error flags

The state of can bus can be reflected by Transmit Error Counter (TECNT) and Receive Error Counter (RECNT) of CAN\_ERR register. The value CAN be increased or decreased by the hardware according to the error, and the software can judge the stability of the CAN network by these values. For details on incorrect counting, refer to the CAN protocol section.

By using the CAN\_INTEN register (ERRIE bit, etc.), the software can control the interrupt generation when error is detected.



#### **Bus-Off recovery**

The CAN controller is in Bus-Off state when TECNT is over than 255. In This state, BOERR bit is set in CAN\_ERR register, and no longer able to transmit and receive messages.

According to the ABOR configuration in register CAN\_CTL, there are two ways to recover from Bus-Off (to an error active state). Both of these methods require the CAN bus controller in the Bus-Off state to detect the Bus-Off recovery sequence defined by CAN protocol (when CAN\_RX detects 128 consecutive 11-bit recessive bits) before automatic recovery.

If ABOR is set, it will be automatically recovered when a Bus-Off recovery sequence is detected.

If ABOR is cleared, CAN controller must be configured to enter initialization mode by setting IWMOD bit in CAN\_CTL register, then exit and enter nomal mode. After this operation, it will recover when the recovering sequence is detected.

### 26.3.9. CAN interrupts

The CAN bus controller occupies 4 interrupt vectors, which are controlled by the register CAN \_INTEN.

The interrupt sources can be classified as:

- transmit interrupt
- FIFO0 interrupt
- FIFO1 interrupt
- Error and status change interrupt

#### **Transmit interrupt**

The transmit interrupt can be generated by any of the following conditions and TMEIE bit in CAN\_INTEN register will be set:

- TX mailbox 0 transmit finished: MTF0 bit in the CAN TSTAT register is set.
- TX mailbox 1 transmit finished: MTF1 bit in the CAN\_TSTAT register is set.
- TX mailbox 2 transmit finished: MTF2 bit in the CAN TSTAT register is set.

#### Receive FIFO0 interrupt

The receive FIFO0 interrupt can be generated by the following conditions:

- RX FIFO0 not empty: RFL0 bits in the CAN\_RFIFO0 register are not '00' and RFNEIE0 in CAN\_INTEN register is set.
- RX FIFO0 full: RFF0 bit in the CAN\_RFIFO0 register is set and RFFIE0 in CAN INTEN register is set.
- RX FIFO0 overrun: RFO0 bit in the CAN\_RFIFO0 register is set and RFOIE0 in CAN\_INTEN register is set.



#### **Receive FIFO1 interrupt**

The receive FIFO1 interrupt can be generated by the following conditions:

- RX FIFO1 not empty: RFL1 bits in the CAN\_RFIFO1 register are not '00' and RFNEIE1 in CAN\_INTEN register is set.
- RX FIFO1 full: RFF1 bit in the CAN\_RFIFO1 register is set and RFFIE1 in CAN\_INTEN register is set.
- RX FIFO1 overrun: RFO1 bit in the CAN\_RFIFO1 register is set and RFOIE1 in CAN\_INTEN register is set.

#### Error and working mode change interrupt

The error and working mode change interrupt can be generated by the following conditions:

- Error: ERRIF bit in the CAN\_STAT register and ERRIE bit in the CAN\_INTEN register are set. Refer to ERRIF description in the CAN\_STAT register.
- Wakeup: WUIF bit in the CAN\_STAT register is set and WIE bit in the CAN\_INTEN register is set.
- Enter sleep working mode: SLPIF bit in the CAN\_STAT register is set and SLPWIE bit in the CAN\_INTEN register is set.

The CAN bus controller interrupt conditions can refer to <u>Table 26-3. CAN Event / Interrupt</u> <u>flags</u>.

Table 26-3. CAN Event / Interrupt flags

Interrupt event	Interrupt / Event flag	Enable control bit		
	Mailbox 0 transmit finished flag			
Transmit interrupt	Mailbox 1 transmit finished flag	TMEIE		
	Mailbox 2 transmit finished flag			
	Rx FIFO0 length (RFL0[1	RFNEIE0		
FIFO0 interrupt	Rx FIFO0 full (RFF0)	RFFIE0		
	Rx FIFO0 overfull (RFO	RFOIE0		
	Rx FIFO1 length (RFL0[1	RFNEIE1		
FIFO1 interrupt	Rx FIFO1 full (RFF0)	RFFIE1		
	Rx FIFO1 overfull (RFO)	RFOIE1		
	Warning error (WERR)		WERRIE	
	Passive error (PERR)	Error interrupt	PERRIE	EDDIE
EWMC interrupt	Bus-Off error (BOERR)	flag (ERRIF)	BOIE	ERRIE
	Error number (1<= ERRN[2:0] <= 6)		ERRNIE	
	Status change interrupt flag of waking	WIE		
	working mode (WUIF)			
	Status change interrupt flag of e	SLPWIE		
	working mode (SLPIF)			



# 26.4. Register definition


CAN0 base address: 0x4000 6400

CAN1 base address: 0x4000 6800

## 26.4.1. Control register (CAN\_CTL)

Address offset: 0x00

Reset value: 0x0001 0002



Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	DFZ	Debug freeze
		If the CANx_HOLD in DBG_CTL0 register is set, this bit defines the CAN
		controller is in debug freezing mode or normal working mode. If the CANx_HOLD
		in DBG_CTL0 register is cleared, this bit takes no effect.
		0: CAN reception and transmission work normal even during debug
		1: CAN reception and transmission stop working during debug
15	SWRST	Software reset
		0: No effect
		1: Reset CAN to enter sleep working mode. This bit is automatically reset to 0.
14:8	Reserved	Must be kept at reset value.
7	TTC	Time-triggered communication
		0: Disable time-triggered communication
		1: Enable time-triggered communication
6	ABOR	Automatic Bus-Off recovery
		0: The Bus-Off state is left manually by software
		1: The Bus-Off state is left automatically by hardware
5	AWU	Automatic wakeup
		If this bit is set, the CAN leaves sleep working mode when CAN bus activity is

## GD32A490 User Manual

algabevice		GD3ZA490 USEI Manual
		detected, and SLPWMOD bit in CAN_CTL register will be cleared automatically.
		0: The sleeping working mode is left manually by software
		1: The sleeping working mode is left automatically by hardware
4	ARD	Automatic retransmission disable
		0: Enable automatic retransmission
		1: Disable automatic retransmission
3	RFOD	Rx FIFO overwrite disable
		0: Enable Rx FIFO overwrite when Rx FIFO is full and overwrite the FIFO with the incoming frame
		1: Disable Rx FIFO overwrite when Rx FIFO is full and discard the incoming frame
2	TFO	Tx FIFO order 0: Order with the identifier of the frame (the smaller identifier has higher priority) 1: Order with first-in and first-out
1	SLPWMOD	Sleep working mode  If this bit is set by software, the CAN enters sleep working mode after current transmission or reception is completed. This bit can be cleared by software or hardware. If AWU bit in CAN_CTL register is set, this bit is cleared by hardware when CAN bus activity is detected.  O: Disable sleep working mode  1: Enable sleep working mode
0	IWMOD	Initial working mode  0: Disable initial working mode  1: Enable initial working mode

# 26.4.2. Status register (CAN\_STAT)

Address offset: 0x04

Reset value: 0x0000 0C02

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		RXL	LASTRX	RS	TS		Reserved		SLPIF	WUIF	ERRIF	SLPWS	IWS
				r	r	r	r				rc w1	rc w1	rc w1	r	r

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	RXL	RX level



# GD32A490 User Manual

10	LASTRX	Last sample value of RX pin
9	RS	Receiving state  0: CAN is not working in the receiving state
		1: CAN is working in the receiving state
8	TS	Transmitting state  0: CAN is not working in the transmitting state  1: CAN is working in the transmitting state
7:5	Reserved	Must be kept at reset value.
4	SLPIF	Status change interrupt flag of entering sleep working mode  This bit is set by hardware when entering sleep working mode, and cleared by hardware when the CAN is not in sleep working mode. This bit can also be cleared by software when writting 1 to this bit.  0: CAN is not in the sleep working mode  1: CAN is in the sleep working mode
3	WUIF	Status change interrupt flag of waking up from sleep working mode This bit is set when CAN bus activity event is detected in sleep working mode. This bit can be cleared by software when writting 1 to this bit.  0: Wakeup event is not coming 1: Wakeup event is coming
2	ERRIF	Error interrupt flag  This bit is set by the following events. The BOERR bit in CAN_ERR register is set and BOIE bit in CAN_INTEN register is set. Or the PERR bit in CAN_ERR register is set and PERRIE bit in CAN_INTEN register is set. Or the WERR bit in CAN_ERR register is set and WERRIE bit in CAN_INTEN register is set. Or the ERRN bits in CAN_ERR register are set to 1 to 6 (not 0 and not 7) and ERRNIE in CAN_INTEN register is set. This bit is cleared by software when writting 1 to this bit.  0: No error interrupt event  1: Any error interrupt event has happened
1	SLPWS	Sleep working state This bit is set by hardware when the CAN enters sleep working mode after setting SLPWMOD bit in CAN_CTL register. If the CAN leaves normal working mode to sleep working mode, it must wait the current frame transmission or reception to be completed. This bit is cleared by hardware when the CAN leaves sleep working mode. Clear SLPWMOD bit in CAN_CTL register or automatically detect the CAN bus activity when AWU bit is set in CAN_CTL register. If leaving sleep working mode to normal working mode, this bit will be cleared after receiving 11 consecutive recessive bits from the CAN bus.  0: CAN is not in the state of sleep working mode  1: CAN is in the state of sleep working mode



) IWS

Initial working state

This bit is set by hardware when the CAN enters initial working mode after setting IWMOD bit in CAN\_CTL register. If the CAN leaves normal working mode to initial working mode, it must wait the current frame transmission or reception to be completed. This bit is cleared by hardware when the CAN leaves initial working mode after clearing IWMOD bit in CAN\_CTL register. If leaving initial working mode to normal working mode, this bit will be cleared after receiving 11 consecutive recessive bits from the CAN bus.

0: CAN is not in the state of initial working mode

1: CAN is in the state of initial working mode

### 26.4.3. Transmit status register (CAN\_TSTAT)

Address offset: 0x08

Reset value: 0x1C00 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMLS2	TMLS1	TMLS0	TME2	TME1	TME0	NUM	1[1:0]	MST2		Reserved		MTE2	MAL2	MTFNER	MTF2
														R2	
r	r	r	r	r	r		r	rs				rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
14074						MTFNER		мото				MEE		MTFNER	MEE
MST1		Reserved		MTE1	MAL1	R1	MTF1	MST0		Reserved		MTE0	MAL0	R0	MTF0
rs				rc_w1	rc_w1	rc_w1	rc_w1	rs				rc_w1	rc_w1	rc_w1	rc_w1

Bits	Fields	Descriptions
31	TMLS2	Transmit mailbox 2 last sending in Tx FIFO
		This bit is set by hardware when transmit mailbox 2 has the last sending order in
		the Tx FIFO with at least two frames pending.
30	TMLS1	Transmit mailbox 1 last sending in Tx FIFO
		This bit is set by hardware when transmit mailbox 1 has the last sending order in
		the Tx FIFO with at least two frames pending.
29	TMLS0	Transmit mailbox 0 last sending in Tx FIFO
		This bit is set by hardware when transmit mailbox 0 has the last sending order in
		the Tx FIFO with at least two frames pending.
28	TME2	Transmit mailbox 2 empty
		0: Transmit mailbox 2 not empty
		1: Transmit mailbox 2 empty
27	TME1	Transmit mailbox 1 empty
		0: Transmit mailbox 1 not empty



Giaal	Device

digabevice		ODSZA490 OSEI Maildai
		1: Transmit mailbox 1 empty
26	TME0	Transmit mailbox 0 empty 0: Transmit mailbox 0 not empty 1: Transmit mailbox 0 empty
25:24	NUM[1:0]	These bits are the number of the Tx FIFO mailbox in which the frame will be transmitted if at least one mailbox is empty.  These bits are the number of the Tx FIFO mailbox in which the frame will be transmitted at last if all mailboxes are full.
23	MST2	Mailbox 2 stop transmitting  This bit is set by the software to stop mailbox 2 transmitting.  This bit is reset by the hardware while the mailbox 2 is empty.
22:20	Reserved	Must be kept at reset value.
19	MTE2	Mailbox 2 transmit error  This bit is set by hardware when the transmit error occurs. This bit is reset by writing 1 to this bit or MTF2 bit in CAN_TSTAT register. This bit is reset by hardware when next transmit starts.
18	MAL2	Mailbox 2 arbitration lost  This bit is set when the arbitration lost occurs. This bit is reset by writting 1 to this bit or MTF2 bit in CAN_TSTAT register. This bit is reset by hardware when next transmit starts.
17	MTFNERR2	Mailbox 2 transmit finished with no error  This bit is set when the transmission finishes and no error occurs. This bit is reset by writting 1 to this bit or MTF2 bit in CAN_TSTAT register. This bit is reset by hardware when the transmission finishes with error.  0: Mailbox 2 transmit finished with error  1: Mailbox 2 transmit finished with no error
16	MTF2	Mailbox 2 transmit finished  This bit is set by hardware when the transmission finishes or aborts. This bit is reset by writting 1 to this bit or TEN bit in CAN_TMI2 is 1.  0: Mailbox 2 transmit is progressing  1: Mailbox 2 transmit finished
15	MST1	Mailbox 1 stop transmitting  This bit is set by software to stop mailbox 1 transmitting.  This bit is reset by hardware when the mailbox 1 is empty.
14:12	Reserved	Must be kept at reset value.
11	MTE1	Mailbox 1 transmit error  This bit is set by hardware when the transmit error occurs. This bit is reset by writting 1 to this bit or MTF1 bit in CAN_TSTAT register. This bit is reset by



digapevice		GD3ZA490 USEI Manuai
		hardware when next transmit starts.
10	MAL1	Mailbox 1 arbitration lost  This bit is set when the arbitration lost occurs. This bit is reset by writting 1 to this bit or MTF1 bit in CAN_TSTAT register. This bit is reset by hardware when next transmit starts.
9	MTFNERR1	Mailbox 1 transmit finished with no error  This bit is set when the transmission finishes and no error occurs. This bit is reset by writting 1 to this bit or MTF1 bit in CAN_TSTAT register. This bit is reset by hardware when the transmission finishes with error.  O: Mailbox 1 transmit finished with error  1: Mailbox 1 transmit finished with no error
8	MTF1	Mailbox 1 transmit finished  This bit is set by hardware when the transmission finishes or aborts. This bit is reset by writting 1 to this bit or TEN bit in CAN_TMI1 is 1.  0: Mailbox 1 transmit is progressing  1: Mailbox 1 transmit finished
7	MST0	Mailbox 0 stop transmitting  This bit is set by the software to stop mailbox 0 transmitting.  This bit is reset by the hardware when the mailbox 0 is empty.
6:4	Reserved	Must be kept at reset value.
3	MTE0	Mailbox 0 transmit error  This bit is set by hardware when the transmit error occurs. This bit is reset by writting 1 to this bit or MTF0 bit in CAN_TSTAT register. This bit is reset by hardware when next transmit starts.
2	MALO	Mailbox 0 arbitration lost  This bit is set when the arbitration lost occurs. This bit is reset by writting 1 to this bit or MTF0 bit in CAN_TSTAT register. This bit is reset by hardware when next transmit starts.
1	MTFNERR0	Mailbox 0 transmit finished with no error  This bit is set when the transmission finishes and no error occurs. This bit is reset by writting 1 to this bit or MTF0 bit in CAN_TSTAT register. This bit is reset by hardware when the transmission finishes with error.  0: Mailbox 0 transmit finished with error  1: Mailbox 0 transmit finished with no error
0	MTF0	Mailbox 0 transmit finished  This bit is set by hardware when the transmission finishes or aborts. This bit is reset by writting 1 to this bit or TEN bit in CAN_TMI0 is 1.  0: Mailbox 0 transmit is progressing  1: Mailbox 0 transmit finished



1:0

### 26.4.4. Receive message FIFO0 register (CAN\_RFIFO0)

Address offset: 0x0C Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Rese	erved					RFD0	RFO0	RFF0	Reserved	RFL	0[1:0]
										re	rc w1	rc w1			,

**Bits Fields Descriptions** 31:6 Reserved Must be kept at reset value. 5 RFD0 Rx FIFO0 dequeue This bit is set by software to start dequeuing a frame from Rx FIFO0. This bit is reset by hardware when the dequeuing is done. 4 RFO0 Rx FIFO0 overfull This bit is set by hardware when Rx FIFO0 is overfull and reset by software when writting 1 to this bit. 0: The Rx FIFO0 is not overfull 1: The Rx FIFO0 is overfull 3 RFF0 Rx FIFO0 full This bit is set by hardware when Rx FIFO0 is full and reset by software when writting 1 to this bit. 0: The Rx FIFO0 is not full 1: The Rx FIFO0 is full 2 Reserved Must be kept at reset value.

### 26.4.5. Receive message FIFO1 register (CAN\_RFIFO1)

Rx FIFO0 length

Address offset: 0x10 Reset value: 0x0000 0000

RFL0[1:0]

This register has to be accessed by word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved

These bits are the length of the Rx FIFO0.





Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
		Rx FIFO1 dequeue
5	RFD1	This bit is set by software to start dequeuing a frame from Rx FIFO1.
		This bit is reset by hardware when the dequeuing is done.
		Rx FIFO1 overfull
		This bit is set by hardware when Rx FIFO1 is overfull and reset by writting 1 to this
4	RFO1	bit.
		0: The Rx FIFO1 is not overfull
		1: The Rx FIFO1 is overfull
		Rx FIFO1 full
		This bit is set by hardware when Rx FIFO1 is full and reset by writting 1 to this bit.
3	RFF1	0: The Rx FIFO1 is not full
		1: The Rx FIFO1 is full
2	Reserved	Must be kept at reset value.
		Rx FIFO1 length
1:0	RFL1[1:0]	These bits are the length of the Rx FIFO1.

## 26.4.6. Interrupt enable register (CAN\_INTEN)

Address offset: 0x14 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							SLPWIE	WIE
														rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRIE		Reserved		ERRNIE	BOIE	PERRIE	WERRIE	Reserved	RFOIE1	RFFIE1	RFNEIE1	RFOIE0	RFFIE0	RFNEIE0	TMEIE
rw				rw	rw	rw	rw		rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value.
17	SLPWIE	Sleep working interrupt enable
		0: Sleep working interrupt disabled



-		_
		1: Sleep working interrupt enabled
16	WIE	Wakeup interrupt enable
		0: Wakeup interrupt disabled
		1: Wakeup interrupt enabled
15	ERRIE	Error interrupt enable
		0: Error interrupt disabled
		1: Error interrupt enabled
14:12	Reserved	Must be kept at reset value.
11	ERRNIE	Error number interrupt enable
		0: Error number interrupt disabled
		1: Error number interrupt enabled
10	BOIE	Bus-Off interrupt enable
		0: Bus-Off interrupt disabled
		1: Bus-Off interrupt enabled
9	PERRIE	Passive error interrupt enable
		0: Passive error interrupt disabled
		1: Passive error interrupt enabled
8	WERRIE	Warning error interrupt enable
		0: Warning error interrupt disabled
		1: Warning error interrupt enabled
7	Reserved	Must be kept at reset value.
6	RFOIE1	Rx FIFO1 overfull interrupt enable
		0: Rx FIFO1 overfull interrupt disabled
		1: Rx FIFO1 overfull interrupt enabled
5	RFFIE1	Rx FIFO1 full interrupt enable
		0: Rx FIFO1 full interrupt disabled
		1: Rx FIFO1 full interrupt enabled
4	RFNEIE1	Rx FIFO1 not empty interrupt enable
		0: Rx FIFO1 not empty interrupt disabled
		1: Rx FIFO1 not empty interrupt enabled
3	RFOIE0	Rx FIFO0 overfull interrupt enable
		0: Rx FIFO0 overfull interrupt disabled
		1: Rx FIFO0 overfull interrupt enabled
2	RFFIE0	Rx FIFO0 full interrupt enable
		0: Rx FIFO0 full interrupt disabled
		1: Rx FIFO0 full interrupt enabled
1	RFNEIE0	Rx FIFO0 not empty interrupt enable



0: Rx FIFO0 not empty interrupt disabled
1: Rx FIFO0 not empty interrupt enabled

Transmit mailbox empty interrupt enable
0: Transmit mailbox empty interrupt disabled
1: Transmit mailbox empty interrupt enabled

## 26.4.7. Error register (CAN\_ERR)

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			RECN	IT[7:0]							TEC	NT[7:0]			
				r								r			_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved						ERRN[2:0]		Reserved	BOERR	PERR	WERR
												· I			

Bits	Fields	Descriptions
31:24	RECNT[7:0]	Receive error count defined by the CAN standard
23:16	TECNT[7:0]	Transmit error count defined by the CAN standard
15:7	Reserved	Must be kept at reset value.
6:4	ERRN[2:0]	Error number  These bits indicate the error status of bit transformation. They are updated by
		hardware. When the bit transformation is successful, they are equal to 0.
		000: No error
		001: Stuff error
		010: Form error
		011: Acknowledgment error
		100: Bit recessive error
		101: Bit dominant error
		110: CRC error
		111: Set by software
3	Reserved	Must be kept at reset value.
2	BOERR	Bus-Off error
		Whenever the CAN enters Bus-Off state, the bit will be set by hardware.
1	PERR	Passive error Whenever the TECNT or RECNT is greater than 127, the bit will be set by
		Whenever the TECNT or RECNT is greater than 127, the bit will be set by



hardware.

0 WERR Warning error

Whenever the TECNT or RECNT is greater than or equal to 96, the bit will be set

by hardware.

# 26.4.8. Bit timing register (CAN\_BT)

Address offset: 0x1C

Reset value: 0x0123 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SCMOD	LCMOD		Rese	rved		SJW	/[1:0]	Reserved		BS2[2:0]			BS1	[3:0]	
rw	rw					ŗ	w			rw			r	w	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Rese	erved							BAUDP	SC[9:0]				

rw

Bits	Fields	Descriptions
31	SCMOD	Silent communication mode
		0: Silent communication disabled
		1: Silent communication enabled
30	LCMOD	Loopback communication mode
		0: Loopback communication disabled
		1: Loopback communication enabled
29:26	Reserved	Must be kept at reset value.
25:24	SJW[1:0]	Resynchronization jump width
		Resynchronization jump width time quantum= SJW[1:0]+1
23	Reserved	Must be kept at reset value.
22:20	BS2[2:0]	Bit segment 2
		Bit segment 2 time quantum = BS2[2:0]+1
19:16	BS1[3:0]	Bit segment 1
		Bit segment 1 time quantum = BS1[3:0]+1
15:10	Reserved	Must be kept at reset value.
9:0	BAUDPSC[9:0]	Baud rate prescaler
		The CAN baud rate prescaler



## 26.4.9. Transmit mailbox identifier register (CAN\_TMIx) (x = 0...2)

Address offset: 0x180, 0x190, 0x1A0 Reset value: 0xXXXX XXXX (bit0=0)

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				SFID[	10:0]/EFID[	28:18]							EFID[17:13	]	
					rw								rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						EFID[12:0]							FF	FT	TEN
						rw							rw	rw	rw

Bits	Fields	Descriptions
31:21	SFID[10:0]/EFID[28:1	The frame identifier
	8]	SFID[10:0]: Standard format frame identifier
		EFID[28:18]: Extended format frame identifier
20:16	EFID[17:13]	The frame identifier
		EFID[17:13]: Extended format frame identifier
15:3	EFID[12:0]	The frame identifier
		EFID[12:0]: Extended format frame identifier
2	FF	Frame format
		0: Standard format frame
		1: Extended format frame
1	FT	Frame type
		0: Data frame
		1: Remote frame
0	TEN	Transmit enable
		This bit is set by software when one frame will be transmitted and reset by
		hardware when the transmit mailbox is empty.
		0: Transmit disabled
		1: Transmit enabled

## 26.4.10. Transmit mailbox property register (CAN\_TMPx) (x = 0...2)

Address offset: 0x184, 0x194, 0x1A4


Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual



Bits	Fields	Descriptions
31:16	TS[15:0]	Time stamp
		The time stamp of frame in transmit mailbox.
15:9	Reserved	Must be kept at reset value.
8	TSEN	Time stamp enable
		0: Time stamp disabled
		1: Time stamp enabled. The TS[15:0] will be transmitted in the DB6 and DB7 in
		DL.
		This bit is available when the TTC bit in CAN_CTL is set.
7:4	Reserved	Must be kept at reset value.
3:0	DLENC[3:0]	Data length code
		DLENC[3:0] is the number of bytes in a frame.

# 26.4.11. Transmit mailbox data0 register (CAN\_TMDATA0x) (x = 0...2)

Address offset: 0x188, 0x198, 0x1A8

Reset value: 0xXXXX XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DB3	[7:0]							DB2	[7:0]			
			r	w							n	v			_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DB1	[7:0]							DB0	[7:0]			

Bits	Fields	Descriptions
31:24	DB3[7:0]	Data byte 3
23:16	DB2[7:0]	Data byte 2
15:8	DB1[7:0]	Data byte 1
7:0	DB0[7:0]	Data byte 0



#### Transmit mailbox data1 register (CAN\_TMDATA1x) (x = 0...2) 26.4.12.

Address offset: 0x18C, 0x19C, 0x1AC

Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DB7	7[7:0]							DB6	[7:0]			
			r	w							r	N			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DB5	5[7:0]							DB4	[7:0]			
			r	w							r	N			

Bits	Fields	Descriptions	
31:24	DB7[7:0]	Data byte 7	
23:16	DB6[7:0]	Data byte 6	
15:8	DB5[7:0]	Data byte 5	
7:0	DB4[7:0]	Data byte 4	

#### 26.4.13. Receive FIFO mailbox identifier register (CAN\_RFIFOMIx) (x = 0.1)

Address offset: 0x1B0, 0x1C0 Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				SFID[	10:0]/EFID[	28:18]							EFID[17:13	l	
					r								r		_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						EFID[12:0]							FF	FT	Reserved
													_		

**Bits Fields Descriptions** 31:21 SFID[10:0]/EFID[28:1 The frame identifier SFID[10:0]: Standard format frame identifier 8] EFID[28:18]: Extended format frame identifier 20:16 EFID[17:13] The frame identifier EFID[17:13]: Extended format frame identifier 15:3 EFID[12:0] The frame identifier



digubevice		GD32A490 USEI Wanuai
		EFID[12:0]: Extended format frame identifier
2	FF	Frame format
		0: Standard format frame
		1: Extended format frame
1	FT	Frame type
		0: Data frame
		1: Remote frame
0	Reserved	Must be kept at reset value.

## 26.4.14. Receive FIFO mailbox property register (CAN\_RFIFOMPx) (x = 0,1)

Address offset: 0x1B4, 0x1C4 Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TS[1	15:0]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			FI[7	7:0]					Rese	erved			DLEN	C[3:0]	

**Bits Fields Descriptions** 31:16 TS[15:0] Time stamp The time stamp of frame in transmit mailbox. Filtering index 15:8 FI[7:0] The index of the filter which the frame passes. 7:4 Reserved Must be kept at reset value. 3:0 DLENC[3:0] Data length code DLENC[3:0] is the number of bytes in a frame.

### 26.4.15. Receive FIFO mailbox data0 register (CAN\_RFIFOMDATA0x) (x = 0.1)

Address offset: 0x1B8, 0x1C8 Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DB3	[7:0]							DB2	2[7:0]			

807



# GD32A490 User Manual

DB1[7:0] DB0[7:0]	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				DB1	[7:0]							DB0	[7:0]			

Bits	Fields	Descriptions
31:24	DB3[7:0]	Data byte 3
23:16	DB2[7:0]	Data byte 2
15:8	DB1[7:0]	Data byte 1
7:0	DB0[7:0]	Data byte 0

## 26.4.16. Receive FIFO mailbox data1 register (CAN\_RFIFOMDATA1x) (x = 0,1)

Address offset: 0x1BC, 0x1CC Reset value: 0xXXXX XXXX

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			DB7	[7:0]							DB6	[7:0]			
				r								r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			DB5	[7:0]							DB4	[7:0]			
·				_											

Bits	Fields	Descriptions
31:24	DB7[7:0]	Data byte 7
23:16	DB6[7:0]	Data byte 6
15:8	DB5[7:0]	Data byte 5
7:0	DB4[7:0]	Data byte 4

## 26.4.17. Filter control register (CAN\_FCTL) (Just for CAN0)

Address offset: 0x200 Reset value: 0x2A1C 0E01

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
		40	40		40			_	•	_					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



## GD32A490 User Manual

Reserved HBC1F[5:0] Reserved FLD	Reserved		Reserved	FLD
----------------------------------	----------	--	----------	-----

rw rw

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13:8	HBC1F[5:0]	Header bank of CAN1 filter
		These bits are set and cleared by software to define the first bank for CAN1 filter.
		Bank0 ~ Bank HBC1F-1 is used for CAN0. Bank HBC1F ~ Bank27 is used for
		CAN1. When set 0, no bank used for CAN0. When set 28, no bank used for
		CAN1.
7:1	Reserved	Must be kept at reset value.
0	FLD	Filter lock disable
		0: Filter lock enabled
		1: Filter lock disabled

## 26.4.18. Filter mode configuration register (CAN\_FMCFG) (Just for CAN0)

Address offset: 0x204 Reset value: 0x0000 0000

This register has to be accessed by word(32-bit). This register can be modified only when FLD bit in CAN\_FCTL register is set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Res	erved		FMOD27	FMOD26	FMOD25	FMOD24	FMOD23	FMOD22	FMOD21	FMOD20	FMOD19	FMOD18	FMOD17	FMOD16
				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FMOE	15 FMOD14	FMOD13	FMOD12	FMOD11	FMOD10	FMOD9	FMOD8	FMOD7	FMOD6	FMOD5	FMOD4	FMOD3	FMOD2	FMOD1	FMOD0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:0	FMODx	Filter mode
		0: Filter x with mask mode
		1: Filter x with list mode

## 26.4.19. Filter scale configuration register (CAN\_FSCFG) (Just for CAN0)

Address offset: 0x20C Reset value: 0x0000 0000

This register has to be accessed by word(32-bit). This register can be modified only when



### FLD bit in CAN\_FCTL register is set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		FS27	FS26	FS25	FS24	FS23	FS22	FS21	FS20	FS19	FS18	FS17	FS16
				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FS15	FS14	FS13	FS12	FS11	FS10	FS9	FS8	FS7	FS6	FS5	FS4	FS3	FS2	FS1	FS0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:0	FSx	Filter scale
		0: Filter x with 16-bit scale
		1: Filter x with 32-bit scale

## 26.4.20. Filter associated FIFO register (CAN\_FAFIFO) (Just for CAN0)

Address offset: 0x214 Reset value: 0x0000 0000

This register has to be accessed by word(32-bit). This register can be modified only when FLD bit in CAN\_FCTL register is set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		FAF27	FAF26	FAF25	FAF24	FAF23	FAF22	FAF21	FAF20	FAF19	FAF18	FAF17	FAF16
				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FAF15	FAF14	FAF13	FAF12	FAF11	FAF10	FAF9	FAF8	FAF7	FAF6	FAF5	FAF4	FAF3	FAF2	FAF1	FAF0
rw															

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:0	FAFx	Filter associated FIFO
		0: Filter x associated with FIFO0
		1: Filter x associated with FIFO1

## 26.4.21. Filter working register (CAN\_FW) (Just for CAN0)

Address offset: 0x21C Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



## GD32A490 User Manual

	Rese	erved		FW27	FW26	FW25	FW24	FW23	FW22	FW21	FW20	FW19	FW18	FW17	FW16
				rw											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FW15	FW14	FW13	FW12	FW11	FW10	FW9	FW8	FW7	FW6	FW5	FW4	FW3	FW2	FW1	FW0
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:0	FWx	Filter working  0: Filter x working disabled
		1: Filter x working enabled

# 26.4.22. Filter x data y register (CAN\_FxDATAy) (x = 0...27, y = 0.1) (Just for CAN0)

Address offset: 0x240 + 8 \* x + 4 \* y, (x = 0...27, y = 0,1)

Reset value: 0xXXXX XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FD31	FD30	FD29	FD28	FD27	FD26	FD25	FD24	FD23	FD22	FD21	FD20	FD19	FD18	FD17	FD16
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FD15	FD14	FD13	FD12	FD11	FD10	FD9	FD8	FD7	FD6	FD5	FD4	FD3	FD2	FD1	FD0
rw															

Bits	Fields	Descriptions
31:0	FDx	Filter data
		Mask mode
		0: Mask match disable
		1: Mask match enable
		List mode
		0: List identifier bit is 0
		1: List identifier bit is 1



## 27. Ethernet (ENET)

### 27.1. Overview

This chapter describes the Ethernet peripheral module. There is a media access controller (MAC) designed in Ethernet module to support 10 / 100Mbps interface speed. For more efficient datas transfer between Ethernet and memory, a DMA controller is designed in this module. The support interface protocol for Ethernet is media independent interface (MII) and reduced media independent interface (RMII). This module is mainly compliant with the following two standards: IEEE 802.3-2002 and IEEE 1588-2008.

### 27.2. Characteristics

#### **MAC** feature

- 10Mbit / s and 100Mbit / s data transfer rates support.
- MII and RMII interface support.
- Loopback mode support for diagnosis.
- CSMA / CD Protocol for Half-duplex back-pressure operation support.
- IEEE 802.3x flow control protocol support. Automatic delay a pause time which is decoded from a receive pause frame after current transmitting frame complete. MAC automatically transmits pause frame or back pressure feature depending on fill level of RxFIFO in Full-duplex mode or in Half-duplex mode.
- Automatic transmission of pause frame on assertion and de-assertion of flow control input frame. Zero-quanta pause time length frame for Full-duplex operation. IEEE 802.3x flow control for Full-duplex operation support. Back pressure feature to the MAC core based on RxFIFO fill level (Cut-Through mode) support. IEEE 802.3x flow control for Half-duplex operation support.
- Software configurable for automatic PAD / CRC generation in transmits operation.
- Software configurable for automatic PAD / CRC stripping in receives operation.
- Software configurable for frame length.
- Software configurable for inter-frame gap.
- Support different receiving filter mode.
- IEEE 802.1Q VLAN tag detection function support for reception frames.
- Support mandatory network statistics standard (RFC2819 / RFC2665).
- Two types of wakeup frame detection: LAN remote wakeup frame and AMD Magic Packet<sup>TM</sup> frames.
- Support checking checksum (IPv4 header, TCP, UDP or ICMP encapsulated in IPv4 or IPv6 data format).
- Support Ethernet frame time stamping for both transmit and receive operation, which describes in IEEE 1588-2008, and 64 bits time stamps are given in each frame's status.
- Two independent FIFO for transmitting and receiving.



- Support special condition frame discards handling, e.g. late collision, excessive collisions, excessive deferral or underrun.
- In the process of frame transmission, support computation and insertion of hardware checksum under store-and-forward mode.

#### **DMA Feature**

- Two types of descriptor addressing: Ring and Chain.
- Descriptor of transmit and receive both can transfer data up to 8192 bytes.
- Software configurable normal and abnormal interrupt for many status conditions.
- Support round-robin or fixed priority to arbitrate the request of transmit and receive controller.


#### **PTP Feature**

- Support IEEE 1588 time synchronization function.
- Support two correction methods: Coarse or Fine.
- Support output pulse in seconds.
- Preset expected time reaching trigger and interrupt

### 27.2.1. Block diagram

The Ethernet module is composed of a MAC module, MII / RMII module and a DMA module by descriptor control. When using Ethernet, the user should ensure that the configured AHB clock frequency is no less than 25MHz.

Figure 27-1. ENET module block diagram



The MAC module is connected to the external PHY by MII or RMII through bit ENET\_PHY\_SEL in SYSCFG\_CFG1 register. The SMI (Station Management Interface) is used to configure and manage external PHY.

Transmitting data module includes:

TxDMA controller, used to read descriptors and data from memory and writes status to memory.



- TxMTL, used to control, management and store the transmit data. TxFIFO is implemented in this module and used to cache transmitting data from memory for MAC transmission.
- The MAC transmission relative control registers, used to control frame transmit.

Receiving data module includes:

- RxDMA controller, used to read descriptors from memory and writes received frame data and status to memory.
- RxMTL, used to control, management and store reception data. RxFIFO is implemented in this module and used to temporarily store received frame data before forwarding them into the system physical memory.
- The MAC reception relative control registers, used to control frame receive and marked the receiving state. Also a receiving filter with a variety of filtering mode is implemented in MAC, used to filter out specific Ethernet frame.

### 27.2.2. MAC 802.3 Ethernet packet description


Data communication of MAC can use two frame formats:

- Basic frame format.
- Tagged frame format.

#### Figure 27-2. MAC / Tagged MAC frame format

describes the structure of the frame (Basic and Tagged) that includes the following fields:

Figure 27-2. MAC / Tagged MAC frame format



Note: The Ethernet controller transmits each byte at LSB first except FCS field.

CRC calculation data comes from all bytes in the frame except the Preamble and SFD domain. The Ethernet frame's 32-bit CRC calculation value generating polynomial is fixed



0x04C11DB7 and this polynomial is used in all 32-bit CRC calculation places in Ethernet module, as follows:

$$G(x) = x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

#### 27.2.3. **Ethernet signal description**

Table 27-1. Ethernet signals (MII mode) and Table 27-2. Ethernet signals (RMII mode) shows the MAC module that pin is used default and remapping functions and specific configuration in MII / RMII mode.

Table 27-1. Ethernet signals (MII mode)

Signals	Pin 1	Pin 2	Pin mode (AF11)
MDC	PC1	-	AF output push-pull
MII_TXD2	PC2	-	AF output push-pull
MII_TX_CLK	PC3	-	Floating input (reset state)
MII_CRS	PA0	PH2	Floating input (reset state)
MII_RX_CLK	PA1	-	Floating input (reset state)
MDIO	PA2	-	AF output push-pull
MII_COL	PA3	PH3	Floating input (reset state)
MII_RX_DV	PA7	-	Floating input (reset state)
MII_RXD0	PC4	-	Floating input (reset state)
MII_RXD1	PC5	-	Floating input (reset state)
MII_RXD2	PB0	PH6	Floating input (reset state)
MII_RXD3	PB1	PH7	Floating input (reset state)
PPS_OUT	PB5	PG8	AF output push-pull
MII_TXD3	PB8	PE2	AF output push-pull
MII_RX_ER	PB10	PI10	Floating input (reset state)
MII_TX_EN	PB11	PG11	AF output push-pull
MII_TXD0	PB12	PG13	AF output push-pull
MII_TXD1	PB13	PG14	AF output push-pull

Table 27-2. Ethernet signals (RMII mode)

Signals	Pin 1	Pin 2	Pin mode (AF11)
MDC	PC1	-	AF output push-pull
REF_CLK	PA1	-	Floating input (reset state)
MDIO	PA2	-	AF output push-pull
CRS_DV	PA7	-	Floating input (reset state)
RMII_RXD0	PC4	-	Floating input (reset state)
RMII_RXD1	PC5	-	Floating input (reset state)
PPS_OUT	PB5	PG8	AF output push-pull
RMII_TX_EN	PB11	PG11	AF output push-pull
RMII_TXD0	PB12	PG13	AF output push-pull
RMII_TXD1	PB13	PG14	AF output push-pull

Note: Application must be make sure only one PIN in PIN (1) and PIN (2) is configured to



AF11 whichever interface mode (MII / RMII).

#### 27.3. Function overview

### 27.3.1. Interface configuration

The Ethernet block can transmit and receive Ethernet packets from an off-chip Ethernet PHY connected through the MII / RMII interface. MII or RMII mode is selected by software and carry on the PHY management through the SMI interface.

#### SMI: Station management interface


SMI is designed to access and configure PHY's configuration.

Station management interface (SMI) is performed through two wires to communicate with the external PHY: one clock line (MDC) and one data line (MDIO). The maximum number of PHYs supported by this interface is 32. But at the same time only one register of a PHY can be accessed.

MDC and MDIO specific functions as follows:

- MDC: A clock of maximum frequency is 2.5 MHz. The pin remains low level when it is in idle state. The minimum high or low level lasts time of MDC must be 160ns, and the minimum period of MDC must be 400ns when it is in data transmission state.
- MDIO: Used to transfer data in conjunction with the MDC clock line, receiving data from external PHY or sending data to external PHY.

Figure 27-3. Station management interface signals



#### write operation

Applications need to write transmission data to the ENET\_MAC\_PHY\_DATA register and operate the ENET\_MAC\_PHY\_CTL register as follows:

- 1. Set the PHY device address and PHY register address, and set PW to 1, so that can select write mode;
- Set PB bit to start transmission. In the process of transaction PB is always high until the transfer is complete. Hardware will clear PB bit automatically.

The application can be aware of whether a transaction is complete or not through checking PB bit. When PB is 1, it means the application should not change the PHY address register contents and the PHY data register contents because of operation is running. Before writing



PB bit to 1, application must poll the PB bit until it is 0.

#### read operation

Applications need to operate the ENET\_MAC\_PHY\_CTL register as follows:

- 1. Set the PHY device address and PHY register address and set PW to 0, so that can select read mode;
- Set PB bit to start reception. In the process of transaction PB is always high until the transfer is complete. Hardware will clear PB bit automatically.

The application can be aware of whether a transaction is complete or not through checking PB bit. When PB is 1, it means the application should not change the PHY address register contents and the PHY data register contents because of operation is running. Before writing PB bit to 1, application must poll the PB bit until it is 0.

**Note:** Because the PHY register address 16-31 register function is defined by each manufacturer, access different PHY device's this part should see according to the manufacturer's manual to adjust the parameters of applications. Details of catalog that firmware library currently supports the PHY device can refer to firmware library related instructions.

#### clock configuration

The SMI clock is generated by dividing application clock (AHB clock). In order to guarantee the MDC clock frequency is no more than 2.5MHz, application should set appropriate division factor according to the different AHB clock frequency. <u>Table 27-3. Clock range</u> lists the frequency factor corresponding AHB clock selection.

Table 27-3. Clock range

AHB clock	MDC clock	Bits CLR[2:0] in		
		ENET_MAC_PHY_CTL		
150~240MHz	AHB clock / 102	0x4		
35~60MHz	AHB clock / 26	0x3		
20~35MHz	AHB clock / 16	0x2		
100~150 MHz	AHB clock / 62	0x1		
60~100MHz	AHB clock / 42	0x0		


#### MII / RMII selection

Before enable the Ethernet controller clocks or when the Ethernet controller is under the reset state, the application can select the MII or RMII mode by configuring ENET\_PHY\_SEL in the SYSCFG CFG1 register. The MII mode is set by default.



#### MII: Media independent interface

Figure 27-4. Media independent interface signals



- MII\_TX\_CLK: clock signal for transmitting data. For the data transmission speed of 10Mbit / s, the clock is 2.5MHz, for the data transmission speed of 100Mbit / s, the clock is 25MHz.
- MII\_RX\_CLK: Clock signal for receiving data. For the data transmission speed of 10Mbit / s, the clock is 2.5MHz, for the data transmission speed of 100Mbit / s, the clock is 25MHz.
- MII\_TX\_EN: Transmission enable signal. This signal must be active when the first bit of the data preamble occurs. And it needs to remain active before the all bits transmission is completed.
- MII\_TXD[3:0]: Transmit data line, each 4 bit data transfer, data is valid when the MII\_TX\_EN signal is effective. The PHY would ignore the transmitted data when the MII\_TX\_EN signal is non-effective.
- MII\_CRS: Carrier sense signal, only working in Half-duplex mode and controlled by the PHY. This signal does not need to be synchronized with the MII\_TX\_CLK and MII\_RX\_CLK. When it is active, means that the transmit or receive medium is not in idle state. MII\_CRS signal remains active until the transmit and receive medium are both in idle state.
- MII\_COL: Collision detection signal, only working in Half-duplex mode, controlled by the PHY. This signal does not need to be synchronized with the MII\_TX\_CLK and MII\_RX\_CLK. It is active when a collision on the medium is detected and it will remain active while the collision condition continues.
- MII\_RXD[3:0]: Receive data line, each 4 bit data transfer; data are valid when the MII\_RX\_DV signal is effective. Depending on the state of MII\_RX\_DV and MII\_RX\_ER, the MII\_RXD[3:0] value can be used to convey some specific information (see <u>Table 27-4. Rx</u> interface signal encoding).
- MII\_RX\_DV: Receive data valid signal, controlled by the PHY. This signal must be active when the first 4-bits of the frame data occurs. And it needs to remain active before the all bits



transmission is completed. It must be inactive prior to the first clock cycle that follows the final 4-bit. MII\_RX\_DV signals should be effective before the SFD field appearing to ensure that receive the correct frame.

- MII\_RX\_ER: Receive error signal. In order to indicate that MAC detected an error in the receiving process, the MII\_RX\_ER signal must remain effective for one or more clock cycles (MII\_RX\_CLK). The specific error reason needs to cooperate with the state of the MII\_RX\_DV and the MII\_RXD[3:0] data value (see <u>Table 27-4</u>. Rx interface signal encoding).

Table 27-4. Rx interface signal encoding

Signal	Normal in		Normal reception frame data	False carrier indication	Data reception with errors	
MII_RX_ER	0	1	0	1	1	
MII_RX_DV	0	0	1	0	1	
MII_RXD[3:0]	0000 to 1111	0000	0000 to 1111	1110	0000 to 1111	

#### **MII clock sources**

The user needs to provide an external 25MHz clock to the external PHY to generate both TX\_CLK and RX\_CLK clock. This 25MHz clock does not require the same one with MAC clock. It can use the external 25MHz crystal or the output clock of microcontroller's CK\_OUTx (x=0,1) pin. If the clock source is selected from CK\_OUTx (x=0,1) pin, the MCU needs to configure the appropriate PLL to ensure the output frequency of CK\_OUTx (x=0,1) pin is 25MHz.

#### RMII: Reduced media independent interface

The reduced media-independent interface (RMII) specification reduces the pin count during Ethernet communication. The MII specification defines 16 pins for data and control, according to the IEEE 802.3 standard. The RMII specification is dedicated to reduce the pin count to 7.

#### RMII characteristics:

- The clock signal needs to be increased to 50MHz and only one clock signal.
- MAC and external PHY use the same clock source.
- Using the 2-bit wide data transceiver.






Figure 27-5. Reduced media-independent interface signals

#### **RMII clock sources**

To ensure the synchronization of the clock source, the same clock source is selected for the MAC and external PHY which is called REF\_CLK. The REF\_CLK input clock can be connected to the external 50MHz crystal or microcontroller CK\_OUTx (x=0,1) pin. If the clock source is from CK\_OUTx (x=0,1) pin, then the MCU needs to configure the appropriate PLL to ensure the output frequency of CK\_OUTx (x=0,1) pin is 50MHz.

#### MII / RMII bit transmission order

No matter which interface (MII or RMII) is selected, the bit order of transmit / receive is LSB first.

The deference between MII and RMII is bit number and sending times. MII is low 4bits first and then high 4bits, but RMII is the lowest 2bits, low 2bits, high 2bits and the highest 2bits.

For example: a byte value is: 10011101b (left to right order: high to low).

Transmission order for MII use 2 cycles: 1101 -> 1001 (left to right order: high to low, 1101 corresponding to MII\_T/RXD[3] to MII\_T/RXD[0]).

Transmission order for RMII use 4 cycles: 01 -> 11 -> 01 -> 10 (left to right order: high to low, 01 corresponding to RMII\_T/RXD[1] to RMII\_T/RXD[0]).

### 27.3.2. MAC function overview

The MAC module can work in two modes (Half-duplex mode and Full-duplex mode). The Half-duplex mode, with the CSMA/CD algorithm to contend for using of the physical medium, at the same time only one transmission direction is active between two stations is active. The Full-duplex mode, simultaneous transmission and reception without any conflict mode, if all of the following conditions are satisfied: 1) PHY supports the feature of transmission and reception operations at the same time. 2) Only two devices connect to the LAN and the two



devices are both configured for Full-duplex mode.

MAC module can achieve the follows functions: 1) The data packaging (transmission and reception), that includes detecting / decoding frame and delimitating frame boundary; handling source address and destination address; detecting error conditions. 2) The Medium access management in Half-duplex mode, that includes allocating medium in order to prevent conflicts; deal with conflicts.

#### **Transmission process of MAC**

All transactions are controlled by the dedicated DMA controller and MAC in Ethernet. After received the sending instruction, the TxDMA fetches the transmit frames from system memory and pushes them into the TxFIFO, then the data in TxFIFO are poped to MAC for sending on MII / RMII interface. The method of popping is according to the selected TxFIFO mode (Cut-Through mode or Store-and-Forward mode, the specific definition sees the next paragraph). For convenient, application can configure automatically hardware calculated CRC and insert it to the FCS domain of Ethernet frame function. The entire transmission process complete when the MAC received the frame termination signal from transmit FIFO. When transmission completed, the transmission status information will be composed of MAC and write return to the DMA controller, the application can query through the DMA current transmit descriptor.

Operation for popping data from FIFO to the MAC has two modes:

- In Cut-Through mode, the data in FIFO is ready to be popped to MAC once the number of bytes in the FIFO exceeds or equals the configured threshold level or when the end-of-frame flag in descriptor is written. User can configure the threshold level through the TTHC[2:0] in ENET\_DMA\_CTL
- In Store-and-forward mode, the data is ready to be popped to the MAC core only after complete frame is stored in the FIFO. But there is another condition where the frame is not completely written into the FIFO, and FIFO will also take out data. This is when the transmitted Ethernet frame is bigger than FIFO size, the frame is popped towards the MAC before the transmit FIFO becomes full.

#### Handle special cases

In the transmission process, due to the insufficient TxDMA descriptor or misuse of FTF bit in ENET\_DMA\_CTL register (when this bit is set, it will clear FIFO data and reset the FIFO pointer, after clear operation is completed, it will be reset), there will be a transmit data underflow fault occurs because of insufficient data in FIFO. At the same time MAC will identify such data underflow state and write relevant status flag.

If one transmit frame uses two TxDMA descriptors for sending data, then the first segment (FSG) and the last segment (LSG) of the first descriptor should be 10b and the second ones should be 01b. If both the FSG bit of the first and the second descriptor are set and the LSG bit in the first descriptor is reset, then the FSB bit of the second descriptor will be ignored and these two descriptors are considered to sending the only one frame.



If the byte length of one transmission MAC frame's data field is less than 46 (for Tagged MAC frame is less than 42), application can configure the MAC for automatically adding a load of content of '0' bit to make the byte length of frame's data field in accordance with the relevant domain of definition of IEEE802.3 specification. At the same time, if automatically adding zeros function is performed, the MAC will certainly calculate CRC value of the frame and append it to the frame's FCS field domain no matter what configuration of DCRC bit in the descriptor is.

### **Transmission management of MAC**

#### Jabber timer

In case of one station occupies the PHY for a long time, there is a jabber timer designed for cutting off the frame whose length is more than 2048 bytes. By default, jabber timer is enabled so when application is transmitting a frames whose byte length is more than 2048, the MAC will only transmit 2048 bytes and drop the last ones.

#### Collision condition solve mechanism - Re-transmission

When the MAC is running under Half-duplex mode, collision may happen when MAC is transmitting frame data on interface. When no more than 96 bytes data popped from FIFO towards MAC and collision condition occurs, the re-transmission function is active. In this case, MAC will stop current transmitting and then read frame data from FIFO again and send them on interface again. When more than 96 bytes data popped from FIFO towards MAC and collision condition occurs, MAC will abort transmitting current frame data and not re-transmit it. Also MAC will set late collision flag in descriptor to inform application.

#### **Transmit FIFO flush operation**

Application can clear TxFIFO and reset the FIFO data pointer by setting FTF bit of ENET\_DMA\_CTL register. The flush operation will be executed at once no matter whether TxFIFO is popping data to MAC. This results in an underflow event in the MAC transmitter, and the makes frame transmission abort. At the same time, MAC returns state information of frame and transmit status words transferred to the application. The status of such a frame is marked with both underflow and frame flush events (FRMF and UFE bits in Transmit Descriptor0). When the transmit data in TxFIFO is flushed, the transmit status word will be written back to descriptor. After the status is written, the flush operation is complete. When a flush operation is received, all the following data which should be popped from TxFIFO into MAC will be dropped unless a new FSG bit of descriptor is received. After operation completed, the FTF bit of ENET DMA CTL register is then automatically cleared.

#### Transmit inter-frame gap management

MAC can manage the interval time between two frames. This interval time is called frame gap time. For Full-duplex mode, after complete sending a frame or MAC entered idle state, the gap time counter starts counting. If another transmit frame presents before this counter has not reach the configured IGBS bit time in ENET\_MAC\_CFG register, this transmit frame will



be pended unless the counter reach the gap time. But if the second transmit frame presents after the gap time counter has reached the configured gap time, this frame will send immediately. For Half-duplex mode, the gap time counter follows the Truncated Binary Exponential Backoff algorithm. Briefly speaking, the gap time counter starts after the previous frame has completed transmitting on interface or the MAC entered idle state, and there are three conditions may occur during the gap time:

- The carrier sense signal active in the first 2 / 3 gap period. In this case, the counter will reload and restart.
- The carrier sense signal active in the last 1 / 3 gap period. In this case, the counter will not reload but continue counting, and when reaches gap time, the MAC sends the second frame.
- The carrier sense signal not active during the whole gap period. In this case, the counter stops after reaches the configured gap time and sends frame if the second frame has pended.

#### Address receive module

The MAC filter is divided into error filtering (such as too short frame, CRC error and other bad frame filtering) and address filtering. This section mainly describes the address filtering. Address filtering use the static physical address (MAC address) filter and hash list filter for implementing the function. If the FAR bit in the ENET\_MAC\_FRMF register is '0' (by default), only the frame passed the filter will be received. This function is configured according to the parameters of the application (frame filter register) to filter the destination or / and source address of unicast or multicast frame (The difference between an individual address and a group address is determined by I / G bit in the destination address field) and report the result of the corresponding address filtering. The frame not pass through the filter will be discarded.

**Note:** If the FAR bit in the ENET\_MAC\_FRMF register is set to 1, frames are all thought passed the filter. In this case, even the filter result will also be updated in receive descriptor but the result will not affect whether current frame passes the filter or not.

#### Unicast frame destination address filter

For a unicast frame, application has two modes for filtering: the one is using static physical address (by setting HUF bit to '0'), the other is using hash list (by setting HUF bit to '1').

Static physical address (SPA) filtering.

In the filter mode, MAC supports using four MAC addresses for unicast frame filtering. In this way, the MAC compares all 6 bytes of the received unicast address to the programmed MAC address. MAC address 0 is always used and MAC address 1 to address 3 can be configured to use or not. Each byte of MAC address 1 to MAC address 3 register can be masked for comparison with the corresponding destination address byte of received frame by setting the corresponding mask byte bits (MB) in the corresponding register.



#### Hash list filtering

In this filter mode, MAC uses a HASH mechanism. MAC uses a 64-bit hash list to filter the received unicast frame. This filter mode obeys the followings two filtering steps:

- 1. The MAC calculates the CRC value of the received frame's destination address.
- 2. Using the high 6 bits of the calculated CRC value as the index to retrieve the hash list. If the corresponding value of hash list is 1, the received frame passes through the filter, conversely, fail the filter.

The advantage of this type of filter is that it can cover any possible address just using a small table. But the disadvantage is that the filter is imperfect and sometimes the frames should be dropped are also be received by mistake.

#### Unicast frame source address filter

Enable MAC address 1 to MAC address 3 register and set the corresponding SAF bit in the MAC address high register, the MAC compares and filter the source address (SA) field in the received frame with the values programmed in the SA registers. MAC also supports the group filter on the source address. If the SAFLT bit in frame filter register ENET\_MAC\_FRMF is set, MAC drops the frame that failed the source address filtering; meanwhile the filter result will reflect by SAFF bit in Receive Descriptor0 of DMA receive descriptor. When the SAFLT bit is set, the destination address filter is also at work, so the result of the filter is simultaneous determined by DA and SA filter. This means that, as long as a frame does not pass any one of the filters (DA filter or SA filter), it will be discarded. Only a frame passing the entire filter can be forwarded to the application.

#### Multicast frame destination address filter

Application can enable the multicast frame MAC address filtering by cleaning the MFD bit in register ENET\_MAC\_FRMF. By configuring the value of HMF bit in ENET\_MAC\_FRMF register application can choose two ways just like unicast destination address filtering for address filtering.

#### **Broadcast frame destination address filter**

At default, the MAC unconditionally receives the broadcast frames. But when setting BFRMD bit in register ENET\_MAC\_FRMF, MAC discards all received broadcast frames.

#### Hash or perfect address filter

By setting the HPFLT bit in the ENET\_MAC\_FRMF register and setting the corresponding HUF (for unicast frame) or HMF (for multicast frame) bit in the ENET\_MAC\_FRMF register, the destination address (DA) filter can be configured to pass a frame when its DA matches either the hash list filter or the static physical address filter.



### Reverse filtering operation

MAC can reverse filter-match result at the final output whether the destination address filtering or source address filtering. By setting the DAIFLT and SAIFLT bits in ENET\_MAC\_FRMF register, this address filter reverse function can be enabled. DAIFLT bit is used for unicast and multicast frames' DA filtering result, SAIFLT bit is used for unicast and multicast frames SA filtering result.

The <u>Table 27-5. Destination address filtering table</u> and <u>Table 27-6. Source address filtering table</u> summarize the destination address and source address filters working condition at different configuration.

Table 27-5. Destination address filtering table

Frame	PM	HPFL	HUF	DAIFLT	нмғ	MFD	BFRM	DA filter operation						
Туре	_	Т					D	_						
	1	-	-	-	-	-	-	Pass						
Broadcast	0	-	-	-	-	-	0	Pass						
	0	-	-	-	-	-	1	Fail						
	1	-	-	-	-	-	-	Pass all frames						
	0	-	0	0	-	-	-	Pass on perfect / group filter match						
	0	-	0	1	-	-	-	Fail on perfect / group filter match						
	0	0	1	0	-	-	-	Pass on hash filter match						
Unicast	0	0	1	1	-	-	-	Fail on hash filter match						
	0	1	4	0				Pass on hash or perfect / group filter						
	0	'	1		-	-	-	match						
	0		1	1		1		Fail on hash or perfect / group filter						
	0	1			-		-	match						
	1	-	-	-	-	-	-	Pass all frames						
	-	-	-	-	-	1	-	Pass all frames						
		-	-	0	0	0		Pass on perfect / group filter match and						
	0							drop PAUSE control frames if PCFRM =						
								0x						
	0	0	-	0	1	_	-	Pass on hash filter match and drop						
	O					0		PAUSE control frames if PCFRM = 0x						
Multicast	0													Pass on hash or perfect / group filter
		1	-	0	1	0	-	match and drop PAUSE control frames if						
								PCFRM = 0x						
	0	-	-	1				Fail on perfect / group filter match and						
					0	0	-	drop PAUSE control frames if PCFRM =						
								0x						
					4	0		Fail on hash filter match and drop						
	0	0	-	1	1	0	-	PAUSE control frames if PCFRM = 0x						



								Fail on hash or perfect / group filter	
	0	1	-	1	1	0	-	match and drop PAUSE control frames if	
								PCFRM = 0x	

Table 27-6. Source address filtering table

Frame type	PM	SAIFLT	SAFLT	SA filter operation
	1	ı	ı	Pass all frames
	0	0	0	Pass status on perfect / group filter match but do
	U			not drop frames that fail
Unicast	0	1	0	Fail status on perfect / group filter match but do
				not drop frame
	0	0	1	Pass on perfect / group filter match and drop
				frames that fail
	0	4	4	Fail on perfect / group filter match and drop
	U	1	I	frames that fail

#### Promiscuous mode

If the PM bit in ENET\_MAC\_FRMF register is set, promiscuous mode is enable. Then the address filter function is bypassed, all frames are thought passed through the filter. At the same time the receive status information DA / SA error bit is always '0'.

#### Pause control frame filter

When MAC received pause frame, it will detect 6 bytes DA field in the frame. If UPFDT bit in ENET\_MAC\_FCTL register is 0, it is determined by whether the value of the DA field conforms to the unique value (0x0180C2000001) with IEEE-802.3 specification control frames. If UPFDT bit in ENET\_MAC\_FCTL register is set, MAC additionally compares DA field with the programmed MAC address for bit match. If DA field match and receive flow control is enabled (RFCEN bit in ENET\_MAC\_FCTL register is set), the corresponding pause control frame function will be triggered. Whether this filter passed pause frame is forwarded to memory is depending on the PCFRM[1:0] bit in ENET\_MAC\_FRMF register.

#### Reception process of MAC

Received frames will be pushed to the RxFIFO. The MAC strips the preamble and SFD of the frame, and starts pushing the frame data beginning with the first byte following the SFD to the RxFIFO. If IEEE 1588 time stamp function is enabled, the MAC will record the current system time when a frame's SFD is detected. If the frame passes the address filter, this time stamp is passed on to the application by writing it to descriptor.

The MAC can automatically strip PAD and FCS field data when the length / type field of received frame is less than 1536 if APCD bit is set. MAC pushes the data of the frame into RxFIFO up to the count specified in the length / type field, then starts dropping bytes (including the FCS field). If the value of length / type field is greater than or equal to 0x600, the



automatically strip FCS field function is configured by the TFCD bit regardless of APCD.

If the watchdog timer is enabled (WDD bit in ENET\_MAC\_CFG is reset), a frame has more than 2048 bytes will be cut off receiving when has received 2048 bytes. If the watchdog timer is disabled, the MAC can extend the max receiving data bytes to 16384, any data beyond this number will be cut off.

When RxFIFO works at Cut-Through mode, it starts popping out data from RxFIFO when the number of FIFO is greater than threshold value (RTHC bits in ENET\_DMA\_CTL register). After all data of a frame pop out, receive status word is sent to DMA for writing back to descriptor. In this mode, if a frame has started to forward to application by DMA from FIFO, the forwarding will continue until the frame is end even if frame error is detected. Although the error frame is not discarded, the error status will reflect in descriptor status field.

When RxFIFO works at Store-and-Forward mode (set by RSFD bit in ENET\_DMA\_CTL), DMA reads frame data from RxFIFO only after RxFIFO has completed received the whole frame. In this mode, if the MAC is configured to discard all error frames, then only valid frames without any error can be read out from RxFIFO and forward to the application. Once the MAC detects an SFD signal on the interface, a receive operation is started. The MAC strips the preamble and SFD before processing the frame. The header fields are checked by filtering and the FCS field used to verify the CRC for the frame. The frame is discarded by MAC if it fails to pass the address filter.

#### Reception management of MAC

#### Receive operation on multi-frame handling

It is different from transmit operation, after receiving the last byte of a frame, the MAC can judge the status of the receiving operation, so the second received frame's forwarding is surely followed by the first received frame data and status.

#### **Error handling**

- If RxFIFO becomes full but the last received byte is not the end of frame (EOF), the RxFIFO will discard the whole frame data and return an overflow status. Also the counter of counting the overflow condition times will plus 1.
- If the RxFIFO is configured in Store-and-Forward mode, the MAC can filter and discard all error frames. But according to the configuration of FERF and FUF bit in ENET\_DMA\_CTL register, RxFIFO can also receive and forward such error frame and the frame that length is less than the minimum length.
- If the RxFIFO is configured in Cut-Through mode, not all the error frames can be dropped. Only when the start of frame (SOF) has not been read from RxFIFO and the receive frame has been detected error status, the RxFIFO will discard the whole error frame.

#### Flow control module

The MAC manages transmission frame through back pressure (in Half-duplex mode) and the



pause control frame (in Full-duplex mode) for flow control.

#### Half-duplex mode flow control: Back Pressure

When MAC is configured in Half-duplex mode, there are two conditions to trigger the back pressure feature. Both of the two conditions are triggered to enable back pressure function which is implemented by sending a special pattern (called jam pattern) 0x5555 5555 once to notify conflict to all other sites. The first condition is triggered by application setting the FLCB / BKPA bit in ENET\_MAC\_FCTL register. The second condition occurs during receiving frame. When MAC receiver is receiving frame, the byte number of RxFIFO is more and more great. When this number is greater than the high threshold (RFA bits in ENET\_MAC\_FCTH), MAC will set the back pressure pending flag. If this flag is set and a new frame presents on interface, MAC will send a jam pattern to delay receiving this new frame a back pressure time. After this back pressure time is end, external PHY will send this new frame again. If the number of the RxFIFO is not less than low threshold (RFD bits in ENET\_MAC\_FCTH) during this back pressure time, a jam pattern is send again. If the number of the RxFIFO is less than low threshold (RFD bits in ENET\_MAC\_FCTH) during this back pressure time, MAC resets the back pressure pending flag and is enable to receive the new frame instead of sending jam pattern.

#### ■ Full-duplex mode flow control: Pause Frame

The MAC uses a mechanism named "pause frame" for flow control in Full-duplex mode. Receiver can send a command to the sender for informing it to suspend transmission a period of time. If the application sets transmit flow control bit TFCEN in ENET\_MAC\_FCTL register, MAC will generate and transmit a pause frame when either of two conditions is satisfied in Full-duplex mode. There are two conditions to start transmit pause frames:

- 1. Application sets FLCB / BKPA bit in ENET\_MAC\_FCTL register to immediately send a pause frame. When doing this, MAC sends a pause frame right now with the pause time value PTM configured in ENET\_MAC\_FCTL register. If application considers the pause time is no need any more because the transmit frame can be transmitted without pause time, it can end the pause time by setting the pause time value PTM bits in ENET\_MAC\_FCTL register to 0 and set FLCB / BKPA bit to send this zero pause time frame.
- 2. MAC automatically sends pause time when the RxFIFO is in some condition. When MAC is receiving frame, RxFIFO will be fill in many receive data. At same time RxFIFO pops out data to RxDMA for forwarding to memory. If the popping frequency is lower than MAC pushing frequency, the number of bytes in RxFIFO is getting great. Once the data amount in RxFIFO is greater than the active threshold value (RFA bits in ENET\_MAC\_FCTH) of flow control, MAC will send a pause frame with PTM value in it. After sending pause frame, MAC will start a counter with configured reload value PLTS in ENET\_MAC\_FCTL register, when configured PLTS time has spent, the MAC will check RxFIFO again. If the byte number in RxFIFO is also greater than active threshold value, the MAC sends a pause time again. When the byte number of RxFIFO is lower than the de-active threshold value, MAC maybe send a pause frame with zero time value.



in frame's pause time field if DZQP bit in ENET\_MAC\_FCTL register is reset. This zero-pause time frame can inform send station that RxFIFO is almost empty and can receive new data again.

The MAC manages reception frames through follow method for flow control:In Full-duplex mode, the MAC can detect the pause control frames, and perform it by suspending a certain time which is indicated in pause time field of detected pause control frame and then to transmit data. This function can set by RFCEN bit in ENET\_MAC\_FCTL register. If this function is not enabled, the MAC will ignore the received pause frames. If this function is enabled, MAC can decode this frame. Type field, opcode field and pause time field in the frame are all recognized by the MAC. During the pause time period, if MAC received a new pause frame, the new pause time filed value is loaded to the pause time counter immediately. If the new pause time filed is zero, then the pause time counter stops and transmit operation recovers. Application can configure PCFRM bit in ENET\_MAC\_FRMF register to decide the solving method for such control frame.

# Checksum offload engine

The MAC supports transmit checksum offload. This feature can calculate checksum and insert it in the transmit frame, and detect error in the receive frame.

The follows describes the operation of transmit checksum offload.

**Note:** This function is enabled only when the TSFD bit in the ENET\_DMA\_CTL register is set (TxFIFO is configured to Store-and-Forward mode) and application must ensure the TxFIFO deep enough to store the whole transmit frame. If the depth of the TxFIFO is less than the frame length, the MAC only does calculation and insertion for IPv4 header checksum field.

Refer to IETF specifications RFC 791, RFC 793, RFC 768, RFC 792, RFC 2460 and RFC 4443 for IPv4, TCP, UDP, ICMP, IPv6 and ICMPv6 packet header specifications, respectively.

### ■ IP header checksum

If the value is 0x0800 in type field of Ethernet frame and the value is 0x4 in the IP datagram's version field, checksum offload module marks the frame as IPv4 package and calculated value replace the checksum field in frame. Because of IPv6 frame header does not contain checksum field, the module will not change any value of the IPv6's header field. After IP header checksum calculation end, the result is stored in IPHE bit (In Transmit Descriptor0). The following shows the conditions under which the IPHE bit can be set:

- For IPv4 frame type:
- A) . Type field is 0x0800 but version filed in IP header is not 0x4.
- B) . IPv4 header length field value is greater than total frame byte length.
- C). The value of IPv4 header length field is less than 0x5 (20 bytes).
- For IPv6 frame type:
- A) . Type field is 0x86dd but version field in IP header is not 0x6.
- B) . Before the IPv6 standard header or extension header has been completely received



the frame is end. The length of IPv6 standard header is 40 bytes, and the extension header contains corresponding header length field.

■ TCP / UDP / ICMP payload checksum

The checksum offload module processes the IPv4 or IPv6 header (including extension headers) and marks the type of frame (TCP, UDP or ICMP).

But when the following frame cases are detected, the checksum offload function will be bypassed and these frames will not be processed by the checksum offload module:

- Incomplete IPv4 or IPv6 frames.
- IP frames with security features (e.g. authentication header, security payload).
- IP frames without TCP / UDP / ICMPv4 / ICMPv6 payload.
- IPv6 frames with routing headers.

The checksum offload module calculates the payload (TCP, UDP, or ICMP) and inserts the result into its corresponding field in the header. It has two modes when working, as follows:

- The checksum calculation does not include TCP, UDP, or ICMPv6 pseudo-headers and assumes that the checksum field of the input frame already has the value. The checksum calculation includes checksum field, and the value of the original checksum field is replaced after the calculation is completed.
- Checksum offload module clears the contents of the checksum field in the transmission frame and make calculation which includes TCP, UDP, or ICMPv6 pseudo-header data and will instead the transmission frame's original checksum field by the final calculation results.

After calculated by checksum offload module, the result can be found in IPPE bit of Transmit Descriptor0. The following shows the conditions under which the IPPE bit can be set:

- In Store-and-Forward mode, frame has been forwarded to MAC transmitter but no EOF is written to TxFIFO.
- 2. Frame is ended but the byte numbers which the payload length field of the frame indicates has not been reached.

If the packet length is greater than the marked length, checksum module does not report errors, the excess data will be discarded as padding bytes. If the first condition of IPPE error is detected, the value of the checksum does not insert a TCP, UDP or ICMP header. If the second condition of IPPE error is detected, checksum calculation results will still insert the appropriate header fields.

**Note:** For ICMP packets over IPv4 frame, the checksum field in the ICMP packet must always be 0x0000 in both modes due to such packets are not defined pseudo-headers. The follows describes the operation of receive checksum offload.

Receive checksum offload is enabled when IPFCO bit in ENET\_MAC\_CFG register is set. Receive checksum offload can calculate the IPv4 header checksum and check whether it



matches the contents of the IPv4 header checksum field. The MAC identifies IPv4 or IPv6 frames by checking for the value of 0x0800 or 0x86DD respectively in the received Ethernet frame type field. This method is also used to identify frames with VLAN tags. Header checksum error bits in DMA receive descriptor (the IPHERR bit in Receive Descriptor0) reflects the header checksum result. This bit is set if received IP header has the following errors:

- Any mismatch between the IPv4 calculation result by checksum offload module and the value in received frame's checksum field.
- Any inconsistent between the data type of Ethernet type field and IP header version field.
- Received frame length is less than the length indicated in IPv4 header length field, or IPv4 or IPv6 header is less than 20 bytes.

Receive checksum offload also identifies the data type of the IP packet is TCP, UDP or ICMP, and calculate their checksum according to TCP, UDP or ICMP specification. Calculation process can include data of TCP / UDP / ICMPv6 pseudo-header. Payload checksum error bits in DMA receive descriptor (the PCERR bit in Receive Descriptor0) reflects the payload checksum result. This bit is set if received IP payload has the following errors:

- Any mismatch between the TCP, UDP or ICMP checksum calculation result by checksum offload and the received TCP / UDP / ICMP frame's checksum field.
- Any inconsistent between the received TCP, UDP or ICMP data length and length of IP header.

The received checksum offload does not calculate the following conditions: Incomplete IP packets, IP packets with security features, packets of IPv6 routing header and data type is not TCP, UDP or ICMP.

### **MAC** loopback mode

Often, loopback mode is used for testing and debugging hardware and software system for application. The MAC loopback mode is enabled by setting the LBM bit in ENET\_MAC\_CFG register. In this mode, the MAC transmitter sends the Ethernet frame to its own receiver. This mode is disabled by default.

# 27.3.3. DMA controller description

Ethernet DMA controller is designed for frame transmission between FIFO and system memory which can reduce the occupation of CPU. Communication between the CPU and the DMA is achieved by the two kinds of data structures. Which are descriptor table (ring or chain type) and data buffer, and control and status register.

Applications need to provide the memory for storage of descriptor tables and data buffers. Descriptors that reside in the memory act as pointers to these buffers. Transmission has transmission descriptor and reception has reception descriptor. The base address of each table is stored in ENET\_DMA\_TDTADDR and ENET\_DMA\_RDTADDR register. Descriptors of transmission constituted by 4 descriptor word (Transmit Descriptor0-3) when DFM=0 and



8 descriptor word (Transmit Descriptor0-7) when DFM=1 (Enhanced descriptor mode). Likewise, reception descriptors constituted by 4 descriptor word (Receive Descriptor0-3) when DFM=0 and 8 descriptor word (Receive Descriptor0-7) when DFM=1. Each descriptor can point to a maximum of two buffers. The value of the buffer 2 can be programmed to the second data address or the next descriptor address which is determined by the configured descriptor table type: Ring or Chain. Buffer space only contains frame data which are located in host's physical memory space. One buffer can store only one frame data but one frame data can be stored in more than one buffer which means one buffer can only store a part of a frame. When chain structure is set, descriptor table is an explicitly one and when ring structure is set, descriptor table is an implicitly one. Explicit chaining of descriptors is accomplished by configuring the second address chained in both receive and transmit descriptors (configure RCHM bit in the Receive Descriptor1 and TCHM bit in the Transmit Descriptor0), at this time Receive Descriptor2 and Transmit Descriptor2 are stored the data buffer address, Receive Descriptor3 and Transmit Descriptor3 should be stored the next descriptor address, this connection method of descriptor table is called chain structure. Implicitly chaining of descriptors is accomplished by clearing the RCHM bit in the Receive Descriptor1 and TCHM bit in the Transmit Descriptor0, at this time Receive Descriptor2/Transmit Descriptor2 and Receive Descriptor3/Transmit Descriptor3 should be all stored the data buffer address, this connection method of descriptor table is called ring structure. When current descriptor's buffer address is used, descriptor pointer will point to the next descriptor. If chain structure is selected, the pointer points to the value of buffer 2. If ring structure is selected, the pointer points to an address calculated as below:

DFM=0: Next descriptor address = Current descriptor address + 16 + DPSL \* 4

DFM=1: Next descriptor address = Current descriptor address + 32 + DPSL \* 4

If current descriptor is the last one in descriptor table, application needs to set the TERM bit in Transmit Descritor0 or RERM bit in Receive Descritor1 to inform DMA the current descriptor is the last one of the table in ring structure. At this time, the next descriptor pointer points back to the first descriptor address of the descriptor table. In chain structure, can also set Receive Descriptor3 and Transmit Descriptor3 value to point back to the first descriptor address of the descriptor table. The DMA skips to the next frame buffer when the end of frame is detected.






Figure 27-6. Descriptor ring and chain structure

### Alignment rule for data buffer address

The DMA controller supports all alignment types: byte alignment, half-word alignment and word alignment. This means application can configure the buffer address to any address. But during the operation of the DMA controller, access address is always word align and is different between write and read access. Follow example describes the detail:

- Buffer Reading: Assuming the transmit buffer address is 0x2000 0AB2, and 15 bytes need to be transferred. After starting operating, the DMA controller will read five word addresses which are 0x2000 0AB0, 0x2000 0AB4, 0x2000 0AB8, 0x2000 0ABC and 0x2000 0AC0. But when sending data to the FIFO, the first two bytes (0x2000 0AB0 and 0x2000 0AB1) and the last 3 bytes (0x2000 0AC1, 0x2000 0AC2 and 0x2000 0AC3) will be dropped.
- Buffer Writing: Assuming the receive buffer address is 0x2000 0CD2, and 16 bytes need to be stored. After starting operating, the DMA controller will write five times 32-bit data from address 0x2000 0CD0 to 0x2000 0CE0. But the first 2 bytes (0x2000 0CD0 and 0x2000 0CD1) and the last 2 bytes (0x2000 0CE2 and 0x2000 0CE3) will be substituted by the virtual bytes.

**Note:** DMA controller will not write any data out of the defined buffer range.

# The effective length of the buffer

For the frame transmitting process, the effective length of the buffer is the same as the value configured by application in Transmit Descriptor1. As mentioned before, a transmitting frame can use one or more descriptors to indicate the frame information which means a frame data can be located in many buffers. When the DMA controller reads a descriptor which the FSG



bit in Transmit Descriptor0 is set, it knows the current buffer is pointing to a new frame and the first byte of the frame is included. When the DMA controller reads a descriptor with FSG bit and LSG bit in Transmit Descriptor0 are both reset, it knows the current buffer is pointing to a part of current frame. When the DMA controller reads a descriptor with LSG bit in Transmit Descriptor0 is set, it knows the current buffers is pointing to the last part of the current frame. Normally one frame is stored only in one buffer (because buffer size is large enough for a normal frame), so FSG bit and LSG bit are set in the same descriptor.

For the frame receiving process, the receive buffer size must be word align. But for word-align buffer address or not word-align buffer address, the operation is different from transmitting. When the receive buffer address is word align, it's no difference with transmitting process, the effective length of the buffer is the same as the value configured by application in Receive Descriptor1. When the receive buffer address is not word align, the effective length of the buffer is less than the value configured by application in Receive Descriptor1. The effective length of the buffer should be the size value minus the low two bits value of buffer address. For example, assuming the total buffer size is 2048 bytes and buffer address is 0x2000 0001, the low two bits are 0b01, the effective length of the buffer is 2047 bytes whose address range is from 0x20000001 (for the first received frame byte) to 0x2000 07FF.

When a start of frame (SOF) is received, the FSG bit is set by DMA controller and when the end of the frame (EOF) is received, the LSG bit is set. If the receive buffer size is programmed to be large enough to store the whole frame, the FSG and the LSG bit are set in the same descriptor. The actual frame length FRML can be read from Receive Descriptor0. So application can calculate the left unused buffer space. The RxDMA always uses a new descriptor to receive the start of next frame.

### Arbitration for TxDMA and RxDMA controller

There are two types of arbitration method designed for improving the efficiency of DMA controller between transmission and reception: fixed-priority and round-robin. When DAB bit in ENET\_DMA\_BCTL register is reset, arbiter selects round-robin method. The arbiter allocates the data bus in the ratio set by the RTPR bits in ENET\_DMA\_BCTL, when both of TxDMA and RxDMA controller request access simultaneously. When DAB bit in ENET\_DMA\_BCTL register is set, arbiter selects fixed-priority, and the RxDMA controller always has higher priority over the TxDMA.

### **DMA** error status

During the operation of the DMA controller, when a response error presents on the bus, the DMA controller considers a fatal error occurs and stops operating at once with error flags written to the DMA status register (ENET\_DMA\_STAT). After such fatal error (response error) occurs, application must reset the Ethernet module and reinitialize the DMA controller.

### DMA controller initialization for transmission and reception

Before using the DMA controller, the initialization must be done as follow steps:



- Set the bus access parameters by writing the ENET\_DMA\_BCTL register;
- 2. Mask unnecessary interrupt source by configuring the ENET\_DMA\_INTEN register;
- Program the Tx and Rx descriptor table start address by writing the ENET\_DMA\_TDTADDR register and the ENET\_DMA\_RDTADDR register;
- 4. Configure filter option by writing related registers;
- According to the auto-negotiation result with external PHY, set the SPD bit and DPM bit for selecting the communication mode (Half-duplex / Full-duplex) and the communication speed (10Mbit / s or 100Mbit / s). Set the TEN and REN bit in ENET\_MAC\_CFG register to enable MAC transmit and receive operations;
- 6. Set STE bit and SRE bit in ENET\_DMA\_CTL register to enable TxDMA controller and RxDMA controller.

**Note:** If the HCLK frequency is too much low, application can enable RxDMA before set REN bit in ENET\_MAC\_CFG register to avoid RxFIFO overflow at start time.

### Transmit process of DMA

As mentioned before, a frame can span over several buffers which means several descriptors. When the FSG bit is set, the descriptor indicates the start of the frame and when the LSG bit is set, the descriptor indicates the end of the frame. All the buffers among these descriptors store the whole frame data. When the last descriptor is fetched and buffer finished reading, the transmitting status will write back to it. The other descriptors (here means the descriptor whose LSG bit is reset) of the current frame will not be changed by TxDMA controller except the DAV bit will be reset to 0. After starting transfer frame data from memory to FIFO, the transmitting has not actually start. The real start time for sending frame on interface is depended on TxDMA mode: Cut-Through mode or Store-and-Forward mode. The former mode starts sending when the byte number of FIFO is greater than configured threshold and the latter mode starts sending when the whole frame data are transferred into FIFO or when the FIFO is almost full.

### **Transmission management of DMA**

### Operate on second frame in buffer

When OSF bit in ENET\_DMA\_CTL is reset, the order of the transmitting is follows: the first is reading transmit descriptor, followed by reading data from memory and writing to FIFO, then sending frame data on interface through MAC and last wait frame data transmitting complete and writing back transmitting status.

Above procedure is TxDMA's standard transmitting procedure but when HCLK is much faster than TX\_CLK, the efficiency of transmitting two frames will be greatly reduced.

To avoid the case mentioned above, application can set OSF to 1. If so, the second frame data can be read from the memory and push into FIFO without waiting the first frame's status writing back. OSF function is only performed between two neighboring frames.



### TxDMA operation mode (A) (default mode): Non-OSF

The TxDMA controller in Non-OSF mode proceeds as follows:

- 1. Initialize the frame data into the buffer space and configure the descriptor (Transmit Descriptor0-3) with DAV bit of Transmit Descriptor0 sets to 1;
- 2. Enable TxDMA controller by setting STE bit in ENET\_DMA\_CTL register;
- 3. The TxDMA controller starts continue polling and performing transmit descriptor. When the DAV bit in Transmit Descriptor0 that TxDMA controller read is cleared, or any error condition occurs, the controller will enter suspend state and at the same time both the transmit buffer unavailable bit in ENET\_DMA\_STAT and normal interrupt summary bit in ENET\_DMA\_STAT register are set. If entered into suspend state, operation proceeds to Step 8:
- 4. When the DAV bit in Transmit Descriptor0 of the acquired descriptor is set, the DMA decodes the transmit frame configured and the data buffer address from the acquired descriptor;
- 5. DMA retrieve data from the memory and push it into the TxFIFO of MAC;
- 6. The TxDMA controller continues polling the descriptor table until the EOF data (LSG bit is set) is transferred. If the LSG bit of current descriptor is reset, it will be closed by resetting the DAV bit after all buffer data pushed into TxFIFO. Then the TxDMA controller waits to write back descriptor status and IEEE 1588 timestamp value if enabled;
- 7. After the whole frame is transferred, the transmit status bit (TS bit in ENET\_DMA\_STAT register) is set only when INTC bit in Transmit Descriptor0 is set. Also an interrupt generates if the corresponding interrupt enable flag is set. The TxDMA controller returns to Step 3 for the next frame;
- 8. In the suspend state, application can make TxDMA returns to running state by writing any data to ENET\_DMA\_TPEN register and clearing the transmit underflow flag. Then the TxDMA controller process turns to Step 3.

### TxDMA operation mode (B): OSF

The TxDMA controller supports transmitting two frames without waiting status write back of the first frame, this mode is called operation on second frame (OSF). When the frequency of system is much faster than the frequency of the MAC interface (10Mbit / s or 100Mbit / s), the OSF mode can improve the sending efficiency. Setting OSF bit in ENET\_DMA\_CTL register can enable this mode. When the TxDMA controller received EOF of the first frame, it will not enter the state of waiting status write back but to fetch the next descriptor, if the DAV bit and FSG bit of the next descriptor is set, the TxDMA controller immediately read the second frame data a push them into the MAC FIFO.

The TxDMA controller in OSF mode proceeds as follows:

- 1. Follow steps 1-6 operation in TxDMA default mode;
- The TxDMA controller retrieves the next descriptor without closing the previous frame's last descriptor in which the LSG bit is set;



- If the DAV bit of the next descriptor is set, the TxDMA controller starts reading the next frame's data from the buffer address. If the DAV bit of the next descriptor is reset, TxDMA controller enters suspend state and the next operation goes to Step 7;
- 4. TxDMA controller continues polling descriptor and frame data until the EOF is transferred. If a frame is described with more than one descriptor, the intermediate descriptors are all closed by TxDMA controller after fetched;
- The TxDMA controller enters the state of waiting for the transmission status and time stamp of the previous frame (if timestamp enabled). With writing back status to descriptor, the DAV bit is also cleared by TxDMA controller;
- 6. After the whole frame is transferred, the transmit status bit (TS bit in ENET\_DMA\_STAT register) is set only when INTC bit in Transmit Descriptor0 is set. Also an interrupt generates if the corresponding interrupt enable flag is set. The TxDMA controller returns to Step 3 for the next frame if no underflow error occurred in previous frame. If underflow error of the previous frame is occurred, the TxDMA controller enters in suspend state and the next operation goes to Step 7;
- 7. In suspend state, when the status information and timestamp value (if the function is enable) of the transmitting frame is available, the TxDMA controller writes them back to descriptor and then close it by setting DAV=0 of descriptor;
- 8. In suspend state, application can make TxDMA returns to running state by writing any data to ENET\_DMA\_TPEN register and clearing the transmit underflow flag. Then the TxDMA controller process goes to Step 1 or Step 2.

### Transmit frame format in buffer

According to IEEE 802.3 specification described before, a frame structure is made up of such fields: Preamble, SFD, DA, SA, QTAG (option), LT, DATA, PAD (option), and FCS.

The Preamble and SFD are automatically generated by the MAC, so the application only need store the DA, SA, QTAG (if needed), LT, DATA, DATA, PAD (if needed), FCS (if needed) parts. If the frame needs padding which means PAD and FCS parts are not stored in buffer, then application can configure the MAC to generate the PAD and FCS. If the frame only need FCS which means only FCS part is not stored in buffer, the application can configure the MAC to generate FCS. The DPAD bit and DCRC bit are designed to achieve the generate function of the PAD and FCS field.

# Suspend during transmit polling

The DMA controller keeps querying the transmit descriptor after the transmission is started. If either of the following conditions happens, the DMA controller will enter suspend state and the transmit polling will stop. Though the DMA entered suspend state, the descriptor pointer is maintained to the descriptor following of the last closed descriptor.

■ The DMA controller fetches a descriptor with DAV=0, then it enters suspend state and stops polling. In this case, the NI bit and TBU bit in ENET\_DMA\_STAT register are set.



■ The MAC FIFO is empty during sending a frame on interface which means an error of underflow occurs. In this case, the AI bit and TU bit in ENET\_DMA\_STAT register are set. Also the transmit error status will write back to transmit descriptor.

### Transmit DMA descriptor with IEEE 1588 timestamp format


When TTSEN bit is set, the timestamp function is enabled. The TxDMA controller writes transmit timestamp status TTMSS and timestamp back to descriptor after the frame transmission complete. The word address in descriptor for writing timestamp is depends on DFM bit in ENET\_DMA\_BCTL register. If the descriptor format is normal mode (DFM=0), Transmit Descriptor2 and Transmit Descriptor3 are used for timestamp recording and the old values in Transmit Descriptor2 and Transmit Descriptor3 are overwritten. If the descriptor format is enhanced mode (DFM=1), Transmit Descriptor6 and Transmit Descriptor7 are used for timestamp recording and the value in Transmit Descriptor2 and Transmit Descriptor3 are kept.

# TxDMA descriptors in normal mode

The normal mode descriptor structure consists of four 32-bit words: Transmit Descriptor0 ~ Transmit Descriptor3. The descriptions of Transmit Descriptor0 ~ Transmit Descriptor3 are given below:

**Note:** When a frame is described by more than one descriptor, only the control bits of the first descriptor are accept by TxDMA controller (except INTC). But the status and timestamp (if enabled) are written back to the last descriptor.

Figure 27-7. Transmit descriptor in normal mode



### ■ Transmit Descriptor0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DAV	INTC	LSG	FSG	DCRC	DPAD	TTSEN	Reserved	CM[	[1:0]	TERM	ТСНМ	Rese	erved	TTMSS	IPHE
rw	rw	rw	rw	rw	rw	rw		n	W	rw	rw			rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ES	JT	FRMF	IPPE	LCA	NCA	LCO	ECO	VFRM		COCN	NT[3:0]		EXD	UFE	DB
rw	rw	rw	rw	rw	rw	rw	rw	rw		r	w		rw	rw	rw

Bits	Fields	Descriptions
31	DAV	DAV bit



# GD32A490 User Manual

		The DMA clears this bit either when it completes the frame transmission or the buffer allocated in the descriptor is read completely. This bit of the frame's first descriptor must be set after all subsequent descriptors belonging to the same frame have been set.  0: The descriptor is available for CPU not for DMA  1: The descriptor is available for DMA not for CPU
30	INTC	Interrupt on completion bit  Only when the LSG bit is set, this bit is valid.  0: TS bit in ENET_DMA_STAT is not set when frame transmission complete.  1: TS bit in ENET_DMA_STAT is set when frame transmission complete.
29	LSG	Last segment bit  This bit shows whether the transmit buffer contains the last segment of the frame.  0: The buffer of descriptor is not stored the last part of frame  1: The buffer of descriptor is stored the last part of frame
28	FSG	First segment bit  This bit shows whether the buffer contains the first segment of a frame.  0: The buffer of descriptor is not stored the first block of frame  1: The buffer of descriptor is stored the first block of frame
27	DCRC	Disable CRC bit Only when the FSG bit is set, this bit is valid. 0: Allow MAC to insert CRC at the end of transmitted frame automatically 1: Not Allow MAC to insert CRC at the end of transmitted frame
26	DPAD	Disable adding pad bit Only when the FSG bit is set, this bit is valid. 0: The DMA adds padding byte and CRC to transmitted frame automatically. Only the padding actually acts, the CRC is also appended. And ignore the value of DCRC bit. 1: The MAC does not add padding to a frame automatically
25	TTSEN	Transmit timestamp function enable bit.  Only when the FSG bit is set, this bit is valid.  0: Disable transmit timestamp function  1: Enable IEEE 1588 hardware time stamping for the transmit frame, when TMSEN bit in the ENET_PTP_TSCTL register is set.
24	Reserved	Must be kept at reset value.
23:22	CM[1:0]	Checksum mode bits  0x0: Disable checksum insertion function  0x1: Only enable function for IP header checksum calculation and insertion  0x2: Enable IP header checksum and payload checksum calculation and insertion, hardware does not calculate checksum of pseudo-header.

# GD32A490 User Manual

digapevice		GD32A490 USEI Manuai
		0x3: Enable IP Header checksum and payload checksum calculation and insertion,
		hardware calculates checksum of pseudo-header.
21	TERM	Transmit end for ring mode bit
		This bit is used only in ring mode and has higher priority than TCHM.
		0: The current descriptor is not the last descriptor in the table
		1: The descriptor table reached its final descriptor. The DMA descriptor pointer
		returns to the start address of the table.
20	TCHM	The second address chained mode bit
		This bit is used only in chain mode. When TCHM bit is set, TB2S[12:0] is ignored.
		0: The second address in the descriptor is the second buffer address
		1:The second address in the descriptor is the next descriptor address
19:18	Reserved	Must be kept at reset value.
17	TTMSS	Transmit timestamp status bit
		Only when the LSG bit is set, this bit is valid.
		0: Timestamp was not captured
		1:A timestamp was captured for the described transmit frame and push into
		Transmit Descriptor2 (or Transmit Descriptor6 if DFM=1) and Transmit Descriptor3
		(or Transmit Descriptor7 if DFM=1)
16	IPHE	IP header error bit
		IP header error occurs when any case of below happen:
		IPv4 frames:
		1) The header length field has a value less than 0x5.
		2) The header length field value in transmitting IPv4 frame is mismatch with the
		number of header bytes.
		3) The version field value does not match the length / type field value.
		IPv6 frames:
		1) The main header length is not 40 bytes.
		2) The version field value does not match the length / type field value.
		0: The MAC transmitter did not detect error in the IP datagram header
		1: The MAC transmitter detected an error in the IP datagram header
15	ES	Error summary bit
		Following bits are logical ORed to generate this bit:
		IPHE: IP header error
		JT: Jabber timeout
		FRMF: Frame flush
		IPPE: IP payload error
		LCA: Loss of carrier
		NCA: No carrier
		LCO: Late collision
		ECO: Excessive collision

EXD: Excessive deferral



algabevice		ODSZA+90 OSCI Wandai
		UFE: Underflow error
14	JT	Jabber timeout bit Only set when the JBD bit is reset. 0: No jabber timeout occurred 1: Jabber timeout of MAC transmitter has occurred
13	FRMF	Frame flushed bit This bit is set to flush the Tx frame by software.
12	IPPE	IP payload error bit  The transmitter checks the payload length received in the IPv4 or IPv6 header against the actual number of TCP, UDP or ICMP packet bytes received from the application and issues an error status in case of a mismatch.  0: No IP payload error occurred  1: MAC transmitter detected an error in the TCP, UDP, or ICMPIP datagram payload.
11	LCA	Loss of carrier bit When the interface signal 'CRS' lost one or more cycles and no collision happened during transmitting, the loss of carrier condition occurs. Only in Half-duplex mode this bit is valid. 0: No loss of carrier occurred 1: When the frame is transmitting, loss of carrier occurred
10	NCA	No carrier bit  0: PHY carrier sense signal is active  1: When the frame is transmitting, the carrier sense signal from the PHY was not active
9	LCO	Late collision bit  If a collision occurs when 64 bytes (including preamble and SFD) has already transferred, this situation called late collision.  0: No late collision occurred  1: Late collision situation occurred  Note: This bit is not valid if the UFE bit is set.
8	ECO	Excessive collision bit  If the RTD=1 (retry function disable), this bit is set after the first collision.  If the RTD=0 (retry function enable), this bit is set when failed 16 successive retry transmitting.  When this bit is set, the transmission of current frame is aborted.  0: No excessive collision occurred  1: Excessive collision occurred
7	VFRM	VLAN frame bit 0: The transmitted frame was a normal frame



algabatica		OBOZI (400 OSCI Marida)
		1: The transmitted frame was a VLAN-type frame
6:3	COCNT[3:0]	Collision count bits
		Only when ECO bit is cleared, this bit is valid.
		Before the frame was transmitted, this 4-bit counter counts the number of collisions
		that has occurred.
2	EXD	Excessive deferral bit
		Only when the DFC bit in the ENET_MAC_CFG register is set, this bit is valid.
		0: No excessive deferral occurred
		1: The transmission has ended because of excessive deferral time is over 3036
		bytes
1	UFE	Underflow error bit
		This bit shows that the TxDMA comes across an empty TxFIFO while transmitting
		the frame before EOF which is caused by pushing data to TxFIFO late from memory.
		The transmission process enters the suspend state and sets both the TU (bit 5) and
		the TS (bit 0) in ENET_DMA_STAT.
		0: No underflow error occurred
		1: Underflow error occurred and the MAC aborted the frame transmitting
0	DB	Deferred bit
		This bit shows whether the transmitting frame is deferred because of interface signal
		CRS is active before MAC transmit frame.
		Only in Half-duplex mode this bit is valid.
		0: No transmission deferred
		1:The MAC is deferred before transmission

# ■ Transmit descriptor1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								TB2S[12:0]	l					
									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								TB1S[12:0]	1					

w

Bits	Fields	Descriptions
31:29	Reserved	Must be kept at reset value.
28:16	TB2S[12:0]	Transmit buffer 2 size bits The second data buffer byte size.
15:13	Reserved	Must be kept at reset value.
12:0	TB1S[12:0]	Transmit buffer 1 size bits The first data buffer byte size.



# GD32A490 User Manual

		<b>■</b> T	ransmi	t descr	iptor2										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TB1AP / T	TSL[31:16]							
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TB1AP / TTSL[15:0]														

Bits	Fields	Descriptions
------	--------	--------------

31:0 TB1AP / TTSL[31:0] Transmit buffer 1 address pointer / Transmit frame timestamp low 32-bit value bits Before transmitting frame, application must configure these bits for transmit buffer 1 address (TB1AP). When the transmitting frame is complete, these bits can be changed to the timestamp low 32-bit value (TTSL) for transmitting frame if DFM=0. But if DFM=1, these bits will not change and keep the value of buffer address. When these bits stand for buffer 1 address (TB1AP), the alignment is no limitation. When these bits stand for timestamp low 32-bit value, the TTSEN and LSG bit of current descriptor must be set.

### Transmit descriptor word 3

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						TE	32AP / TTSI	H[31:16]							
							rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TB2AP / TTSH[15:0]															

bits rieids Descriptions	Bits	Fields	Descriptions
--------------------------	------	--------	--------------

31:0

TB2AP / TTSH[31:0] Transmit buffer 2 address pointer (or next descriptor address) / Transmit frame timestamp high 32-bit value bits.

> Before transmitting frame, application must configure these bits for transmit buffer 2 address (TB2AP) or the next descriptor address which is decided by descriptor type is ring or chain. When the transmitting frame is complete, these bits can be changed to the timestamp high 32-bit value (TTSH) for transmitting frame if DFM=0 and TTSEN =1. But if DFM=1 or TTSEN =0, these bits will not change and keep the old value. When these bits stand for buffer 2 address (TCHM=0), the alignment is no limitation. When these bits stand for the next descriptor address (TCHM=1), these bits must be word-alignment. When these bits stand for timestamp high 32bit value, the TTSEN and LSG bit of current descriptor must be set.

### TxDMA descriptors in enhanced mode


The enhanced mode descriptor structure consists of eight 32-bit words: Transmit Descriptor0 ~ Transmit Descriptor7. The descriptions of Transmit Descriptor0 ~ Transmit Descriptor3. are



the same with normal mode descriptor; Transmit Descriptor4 ~ Transmit Descriptor7. are given below:

**Note:** When a frame is described by more than one descriptor, only the control bits of the first descriptor are accept by DMA controller (except INTC). But the status and timestamp (if enabled) are written back to the last descriptor.

Figure 27-8. Transmit descriptor in enhanced mode



- Transmit descriptor4
   All bits reserved.
- Transmit descriptor5
   All bits reserved.

# ■ Transmit descriptor6

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TTSL[	31:16]							
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TTSL[15:0]														

rw

Bits	Fields	Descriptions
31:0	TTSL[31:0]	Transmit frame timestamp low 32-bit value bits
		When TTSEN =1 and LSG=1, there bits are updated by TxDMA for recording
		timestamp low 32-bit value of the current transmitting frame.

# ■ Transmit descriptor 7

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TTSH	[31:16]							
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TTSH	I[15:0]							



Bits	Fields	Descriptions
31:0	TTSH[31:0]	Transmit frame timestamp high 32-bit value bits
		When TTSEN =1 and LSG=1, these bits are updated by TxDMA for recording
		timestamp high 32-bit value of the current transmitting frame.

### **Reception process of DMA**

When a frame is presented on the interface, the MAC starts to receive it. At the same time, the address filter block is running for this received frame. If the received frame fails the address filtering it will be discarded from RxFIFO in MAC and not be forwarded to buffer by RxDMA controller. If the received frame passes the address filtering, it will be forwarded to buffer when the available time comes. If the RxDMA controller is configured in Cut-Through mode, the available time means the byte number of the received frame is equal or greater than the configured threshold. If the RxDMA controller is configured in Store-and-Forward mode, the available time means the complete frame is stored in RxFIFO. During receiving frame, if any one of the below cases occurs the MAC can discard the received frame data in RxFIFO and the RxDMA controller will not forward these data:

- The received frame bytes is less than 64.
- Collision occurred during frame receiving.
- The premature termination for the receiving frame.

When the available time comes, the RxDMA controller starts transfer frame data from RxFIFO to the receive buffer. If the SOF is included in current receive buffer, the FDES bit in Receive Descriptor0 is set when the RxDMA controller writing receive frame status to indicate this descriptor is used for storing the first part of the frame. If the EOF is included in current receive buffer, the LDES bit in Receive Descriptor0 is set when RxDMA controller writing receive frame status to indicate this descriptor is used for storing the last part of the frame. Often when the buffer size is larger than received frame, the FDES and LDES bit are set in the same descriptor. When the EOF is transferred to buffer or the receive buffer space is exhausted, the RxDMA controller fetches the next receive descriptor and closes previous descriptor by writing Receive Descriptor0 with DAV=0. If the LDES bit is set, the other status are also be updated and the RS bit in ENET\_DMA\_STAT register will be set (immediately when DINTC=0 or delayed when DINTC=1). If the DAV bit of the next descriptor is set, the RxDMA controller repeats above operation when received a new frame. If the DAV bit of the next descriptor is reset, the RxDMA controller enters suspend state and sets RBU bit in ENET\_DMA\_STAT register. The pointer value of descriptor address table is retained and be used for the starting descriptor address after exiting suspend state.

# Reception management of DMA

The receiving process of the RxDMA controller is described detailed as below:

Applications initialize the receive descriptors with the DAV bit in the Receive Descriptor0
is set:



- 2. Setting the SRE bit in ENET\_DMA\_CTL register to make RxDMA controller entering running state. In running state, the RxDMA controller continually fetching the receive descriptors from descriptor table whose starting address is configured in ENET\_DMA\_RDTADDR register by application. If the DAV bit of the fetched receive descriptor is set, then this descriptor is used for receiving frame. But if the DAV bit is reset which means this receive descriptor cannot be used by RxDMA, the RxDMA controller will enter suspend state and operation goes to Step 9;
- 3. From the valid receive descriptor (DAV=1), the RxDMA controller marks the receiving control bit and data buffer address;
- 4. Processing the received frames and transfer data to the receive buffer from the RxFIFO;
- 5. If all frame data has completely transferred or the buffer is full, the RxDMA controller fetches the next descriptor from receive descriptor table;
- 6. If the current receiving frame transfer is complete, the operation of RxDMA goes to Step7. But if not complete, two conditions may occur:
  - The next descriptor's DAV bit is reset. The RxDMA controller sets descriptor error bit DERR in Receive Descriptor0 if flushing function is enabled. The RxDMA controller closes current descriptor by resetting DAV bit and sets the LSG bit (if flushing is enabled) or resets the LSG bit (if flushing is disabled). Then the operation goes to Step 8.
  - The next descriptor's DAV bit is set. The RxDMA controller closes current descriptor by resetting DAV bit and operation goes to Step 4.
- 7. If IEEE 1588 time stamping function is enabled, the RxDMA controller writes the time stamp value (if receiving frame meets the configured time stamping condition) to the current descriptor's Receive Descriptor2 and Receive Descriptor3 if DFM=0 or Receive Descriptor6 and Receive Descriptor7 if DFM=1. At the same time (writing timestamp value) the RxDMA controller also writes the received frame's status word to the Receive Descriptor0 with the DAV bit cleared and the LSG bit set;
- 8. The latest descriptor is fetched by RxDMA controller. If the fetched descriptor bit 31 (DAV) is set, the RxDMA controller operation goes to Step 4. If the fetched descriptor bit 31 is reset, the RxDMA controller enters the suspend state and sets the RBU bit in register ENET\_DMA\_STAT. If flushing function is enabled, the RxDMA controller will flush the received frame data in the RxFIFO before entering suspend state;
- 9. In suspended state, there are two conditions to exit. The first is writing data in the ENET\_DMA\_RPEN register by application. The second is when a new received frame is available which means the byte number of receiving frame is greater than threshold in Cut-Through mode or when the whole frame is received in Store-and-Forward mode. Once exiting suspend mode, the RxDMA controller fetches the next descriptor and the following operation goes to Step 2.

### Receive descriptor fetching regulation

Descriptor fetching occurs if any one or more of the following conditions are met:



- The time SRE bit is configured from 0 to 1 which makes the RxDMA controller entering running state.
- The total buffer size (buffer 1 for chain mode or buffer 1 plus buffer 2 for ring mode) of the current descriptor cannot hold the current receiving frame. In other word, the last byte stored in buffer space is not the EOF byte.
- After a complete frame is transferred to buffer and before current descriptor is closed.
- In suspend state, the MAC received a new frame.
- Writing any value to receive poll enable register ENET\_DMA\_RPEN.

# Processing after a new frame received in suspend state

When a new frame is available (see available definition in the previous paragraph), the RxDMA controller fetches the descriptor. If the DAV bit in Receive Descriptor0 is set, the RxDMA controller exits suspend state and returns to running state for frame reception. But if the DAV bit in Receive Descriptor0 is reset, application can choose whether these received frame data in RxFIFO are flushed or not by configuring DAFRF bit in ENET\_DMA\_CTL register. If DAFRF=0, the RxDMA controller discards these received frame data and makes the missed frame counter (MSFC) increase one. If DAFRF=1, these frame data are will not be flushed and MSFC counter will not increase until the RxFIFO is full. If the DAV bit is reset in fetched descriptor, the RBU bit in ENET\_DMA\_STAT register will be set and the RxDMA controller will be still in suspend state.


# Receive DMA descriptor with IEEE 1588 timestamp format

If the IEEE 1588 function enabled, the MAC writes the timestamp value to Receive Descriptor2 and Receive Descriptor3 (DFM=0) or Receive Descriptor6 and Receive Descriptor7 (DFM=1) after a frame with timestamp reception complete and before the RxDMA controller clears the DAV bit.

# RxDMA descriptors in normal mode

In normal descriptor mode, the descriptor structure consists of four 32-bit words: Receive Descriptor0 ~ Receive Descriptor3 The detailed description of Receive Descriptor0 ~ Receive Descriptor3 are given below.

Figure 27-9. Receive descriptor in normal mode



## ■ Receive descriptor 0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DAV	DAFF							FRML	[13:0]						



rw	rw							rv	v						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ERRS	DERR	SAFF	LERR	OERR	VTAG	FDES	LDES	IPHERR /	LCO	FRMT	RWDT	RERR	DBERR	CERR	PCERR / EXSV
rw	rw	rw	rw	rw	rw	rw	rw								

Bits	Fields	Descriptions
31	DAV	Descriptor available bit
		This bit shows the DMA controller can use this descriptor. The DMA clears this bit
		either when it completes the frame reception or when the buffers in this descriptor
		are full.
		0: The descriptor is owned by the CPU
		1: The descriptor is owned by the DMA
30	DAFF	Destination address filter fail bit
		0: A frame passed the destination address filter
		1: A frame failed the destination address filter
29:16	FRML[13:0]	Frame length bits
		These bits show the byte length of the received frame that was transferred to the
		buffer (including CRC when received frame is not a type frame. If received frame is
		a type frame, including CRC or not is controlled by TFCD bit in ENET_MAC_CFG).
		Only when the bit LDES=1 and DERR=0, these bits are valid. If LDES=0 and
		ERRS=0, these bits indicate the accumulated number of bytes that have been
		transferred for the current frame.
		Note: The value of frame length is 0 means that for some reason (such as FIFO
		overflow or dynamically modify the filter value in the receiving process, resulting did
		not pass the filter, etc), frame data is not written to FIFO completely.
15	ERRS	Error summary bit
		Only when the LDES bit is set, this bit is valid.
		This bit is logical ORed by the following bits when DFM is equal to 0:
		DERR: Descriptor error
		OERR: Overflow error
		LCO: Late collision
		RWDT: Watchdog timeout
		RERR: Receive error
		CERR: CRC error
		IPHERR = 0, FRMT = 1 and PCERR = 1: payload checksum error
		IPHERR = 1, FRMT = 1 and PCERR = 0: header checksum error
		IPHERR = 1, FRMT = 1 and PCERR = 1: both header and payload checksum errors
		This bit is logical ORed by the following bits when DFM is equal to 1:
		IPPLDERR: IP frame payload error
		IPHERR: IP frame header error

DERR: Descriptor error



GiaaD	evice

		OBOZA (100 Cool Mariaa)
		OERR: Overflow error LCO: Late collision RWDT: Watchdog timeout RERR: Receive error CERR: CRC error
14	DERR	Descriptor error bit Only when the LDES bit is set, this bit is valid. When the current buffer cannot hold current received frame and the next descriptor's DAV bit is reset, the descriptor error occurs.  0: No descriptor error occurred  1: Descriptor error occurred
13	SAFF	SA filtering fail bit 0: No source address filter fail occurred 1: A received frame failed the SA filter
12	LERR	Length error bit Only when the FRMT bit is reset, this bit is valid. This bit shows whether the length field in received is mismatch the actual frame length. 0: No length error occurred 1: Length error occurred
11	OERR	Overflow error bit  When RxFIFO is overflow and the frame data has been partly forwarded to descriptor buffer, the overflow error bit sets.  0: No overflow error occurred  1: RxFIFO overflowed and frame data is not valid
10	VTAG	VLAN tag bit  0: Received frame is not a tag frame  1: Received frame is a tag frame
9	FDES	First descriptor bit  This bit shows whether current descriptor contains the SOF of the received frame.  0: The current descriptor does not store the SOF of the received frame  1: The current descriptor buffer saves the SOF of the received frame
8	LDES	Last descriptor bit  This bit shows whether current descriptor contains the EOF of the received frame.  0: The current descriptor buffer does not store EOF of the received frame  1: The current descriptor buffer saves the EOF of the received frame
7	IPHERR / TSV	IP frame header error bit / Timestamp valid bit When DFM=0, bit 7, 5 and 0 indicate some special cases refer to the error status table.

# GD32A490 User Manual

Gigabevice		GD32A490 User Manual
		When DFM=1, this bit indicates the timestamp value is taken and write to the Receive Descriptor6 and Receive Descriptor7. This bit is valid only when LDES is set.
6	LCO	Late collision bit This bit shows whether a collision occurs after 64 bytes have been received. This bit only valid in Half-duplex mode. 0: No late collision occurred 1: Late collision has occurred
5	FRMT	Frame type bit When DFM=0, bit 7, 5 and 0 shows some special cases refer to the error status table. When DFM=1, this bit shows the received frame is an Ethernet type frame or a tagged frame. If the received frame is runt frame, this bit is not valid for application. 0: The received frame is an IEEE802.3 frame without tagged. 1: The received frame is an Ethernet-type frame (the length / type field is greater than or equal to 0x0600, or this is a tagged frame)
4	RWDT	Receive watchdog timeout bit When WDD=0, this bit shows a frame with more than 2048 bytes was detected. When WDD=1, this bit shows a frame with more than 16384 bytes was detected. 0: No receive watchdog timeout occurred 1: Watchdog timer overflowed during receiving and current frame is only a part of frame.
3	RERR	Receive error bit  This bit shows whether the interface signal RX_ER asserted when RX_DV signal is active during frame receiving process.  0: No receive error occurred  1:Receive error occurred
2	DBERR	Dribble bit error bit  This bit shows whether there is an incomplete byte (odd cycles during reception) received. Only when in MII interface mode, this bit is valid.  0: No dribble bit error occurred  1: Dribble bit error occurred
1	CERR	CRC error bit  This bit shows whether FCS field in received frame is mismatch with the calculation result of the hardware. Only when LDES bit is set, this bit is valid.  0: No CRC error occurred  1:A CRC error occurred
0	PCERR / EXSV	Payload checksum error bit / Extended status valid bit



When DFM=0, bit 7, 5 and 0 indicate some special cases refer to the error status table.

When DFM=1, this bit indicates the descriptor Receive Descriptor4is valid for application.

This bit only valid when LDES is set.

- 0: Receive Descriptor4is not valid for application
- 1: Receive Descriptor4is valid for application

<u>Table 27-7. Error status decoding in Receive Descriptor0, only used for normal descriptor (DFM=0)</u> shows the combination meaning for bit 7, 5, and 0 in Receive Descriptor0:

Table 27-7. Error status decoding in Receive Descriptor0, only used for normal descriptor (DFM=0)

Bit 7: IPHERR	Bit 5: FRMT	Bit 0: PCERR	Frame status
0	0	0	IEEE 802.3 normal frame (Length field value is less than 0x0600
U	U	U	and not tagged)
0	0	1	IPv4 or IPv6 frame, no header checksum error, payload checksum
U	U	'	is bypassed because of unsupported payload type
0	1	0	IPv4 or IPv6 frame, checksum checking pass
			IPv4 or IPv6 frame, payload checksum error.
0	1	1	This error may case by following condition:
0	ı	'	Calculated checksum value mismatch the checksum field
			2) byte number of received payload mismatch length field
1	0	0	Reserved
			A type (length / type field equal or greater than 0x0600) or tagged
1	0	1	frame but neither IPv4 nor IPv6.
			Offload check engine is bypassed.
			IPv4 or IPv6 frame, but a header checksum error detected
			This error may case by following condition:
1	1	0	Type value inconsistent with version value
'	Į.	U	2) Calculated header checksum mismatch the header checksum
			field
			3) Expected IP header bytes is not received enough
1	1	1	IPv4 or IPv6 frame, both header and payload checksum detected
1	1	I	errors

### Receive descriptor 1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DINTC	Res	erved		RB2S[12:0]											
rw									rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RERM	RCHM	Reserved							RB1S[12:0]						



rw rw rw

Bits		Fields			Descri	ptions									
31		DINTC			Disable	e interru	pt on co	mpletio	n bit						
					0: RS bit in ENET_DMA_STAT register will immediately set after receiving the										
					completed, then if enabled the corresponding interrupt, the interrupt will trigger.										
					1: RS b	it in EN	ET_DM	A_STAT	registe	er will is	not imm	nediatel	y set aft	er recei	ving the
					comple	eted, but	t will set	after a	configu	rable de	elay time	€.			
30:29		Reserv	ed .		Must be kept at reset value.										
28:16		RB2S[	12:0]		Receiv	e buffer	2 size	bits							
					The se	cond bu	uffer siz	e in byte	s. The	buffer s	size mus	st be a	multiple	of 4. T	his field
					is ignor	red if R0	CHM is	set.							
15		RERM			Receiv	e end o	f ring m	ode bit							
					This bi	t indica	tes the	final de	escripto	r in tab	le is ar	rived a	nd the	next de	scriptor
					addres	s is auto	omatica	lly set to	the co	nfigured	start de	escripto	r addres	SS.	
					0: Curr	ent des	criptor is	s not the	last de	escripto	r in table	)			
					1: Curr	ent des	criptor is	s the las	t descri	ptor in t	able				
14		RCHM			Receiv	e chain	ed mod	e for sec	ond ad	dress b	it				
					0: The	second	addres	s points	to the s	second	buffer a	ddress.			
					1: The	secon	d addre	ss poin	ts to th	ne next	descrip	otor ado	dress. F	RB2S[12	2:0] is
					ignored	d.									
					Note: If the RERM=1, the next descriptor returns to base address even this bit is										
					set to 1	l.									
13		Reserv	ed .		Must b	e kept a	t reset	value.							
12:0		RB1S[	12:0]		Receiv	e buffer	1 size	bits							
			,					bytes. T	he buff	er size	must be	a multi	ple of 4.		
								,							
		■ R	Receive	desc	riptor 2										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RB1AP / R	RTSL[31:16]							
								w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

rw

Bits	Fields	Descriptions
31:0	RB1AP / RTSL[31:0]	Receive buffer 1 address pointer / Receive frame timestamp low 32-bit
		These bits are designed for two different functions: buffer address pointer (RB1AP)
		or timestamp low 32-bit value (RTSL).



RB1AP: Before fetching this descriptor by RxDMA controller, these bits are configured to the buffer 1 address by application. This buffer 1 address pointer is used for RxDMA controller to store the received frame if RB1S is not 0. The buffer address alignment has no limitation.

RTSL: When timestamp function is enabled and LDES is set, these bits will be changed to timestamp low 32-bit value by RxDMA controller if received frame passed the filter and satisfied the snapshot condition. If the received frame does not meet the snapshoot condition, these bits will keep RB1AP value.

### Receive descriptor 3

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RB2AP / RTSH[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RB2AP / RTSH[15:0]														

#### **Bits Fields Descriptions**

31:0

RB2AP / RTSH[31:0] Receive buffer 2 address pointer (next descriptor address) / Receive frame timestamp high 32-bit value bits

> These bits are designed for two different functions: buffer address pointer or next descriptor address (RB1AP) or timestamp high 32-bit value (RTSH).

> RB2AP: Before fetching this descriptor by RxDMA controller, these bits are configured to the buffer 2 address (RCHM=0) or the next descriptor address (RCHM=1) by application. If RCHM=1 and RERM=0, this address pointer is used for fetching the next descriptor. If RCHM=1 and RERM=1, these bits are ignored.

> When this address is used for next descriptor address, the word alignment is needed. The other conditions have no limitation for these bits.


> RTSH: When timestamp function is enabled and LDES is set, these bits will be changed to timestamp high 32-bit value by RxDMA controller if received frame passed the filter and satisfied the snapshoot condition. If the received frame does not meet the snapshot condition, these bits will keep RB2AP value.

### RxDMA descriptors in enhanced mode


In enhanced descriptor mode, the descriptor structure consists of eight 32-bit words: Receive Descriptor0 ~ Receive Descriptor7. The description of Receive Descriptor0 ~ Receive Descriptor3 are the same with descriptors in normal mode. The description of Receive Descriptor4 ~ Receive Descriptor7 are given below.



# Figure 27-10. Receive descriptor in enhanced mode



### Receive descriptor 4



Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13	PTPVF	PTP version format bit
		0: Version 1 format
		1: Version 2 format
12	PTPOEF	PTP on Ethernet frame bit
		0: Received PTP frame is a IP-UDP frame if PTPMT is not zero
		1: Received PTP frame is a IEEE802.3 Ethernet frame
11:8	PTPMT[3:0]	PTP message type bits
		PTP message type is decoded to following number:
		0x0: Not PTP frame received
		0x1: SYNC
		0x2: FOLLOW_UP
		0x3: DELAY_REQ
		0x4: DELAY_RESP
		0x5: For peer-to-peer transparent clock: PDELAY_REQ
		For ordinary or boundary clock: ANNOUNCE
		0x6: For peer-to-peer transparent clock: PDELAY_RESP
		For ordinary or boundary clock: MANAGEMENT
		0x7: For peer-to-peer transparent clock: PDELAY_RESP_FOLLOW_UP



				Fo	r ordina	ry or bou	ndary	clock: S	SIGNAL	ING				
				10	rorama	ry or boar	ilaary .	olook. C	// C/ 1/ 1L					
7	IPF6					sion 6 bit								
					Received frame is not a IPv6 frame     Received frame is a IPv6 frame									
				1: Rece	eived fra	ıme is a II	Pv6 fra	ame						
6	IPF4			IP fram	e in ver	sion 4 bit								
				0: Received frame is not a IPv4 frame										
				1: Rece	eived fra	me is a l	Pv4 fra	ame						
5	IPCKS	В		IP fram	e check	sum bypa	assed	bit						
						valid whe			ame is a	i IPv4 oi	r IPv6 fr	ame.		
				0: Rece	eived fra	ıme checl	ksum (	checkin	g functi	on is no	t bypas	sed		
				1: Rece	eived fra	ıme checl	ksum (	checkin	g functi	on is by	passed			
4	IPPLD	ERR		IP fram	e paylo	ad error b	oit							
					his bit can be set by any of below cases: 1) the calculated checksum by hardware									
				mismat	ch with	the TCP,	UDP	or ICM	P check	sum fie	ld in fra	me. 2)	payload	d length
				value ir	IP hea	der mism	atch th	ne rece	ived pa	yload le	ngth.			
				0: Paylo	oad erro	or not occ	urred i	in recei	ved fran	ne				
				1: Paylo	oad erro	or occurre	ed in re	ceived	frame					
3	IPHER	R		IP fram	e heade	er error bi	t							
						set by an		elow ca	ses: 1)	the calc	ulated c	hecksu	m by ha	ardware
				mismat	ch with	the IP he	ader o	checksu	ım field	value. 2	2) Type	field in	IP fram	e is not
				consist	ent with	version f	ield (e	.g. 'type	' field v	alue is 0	0080x0	out 'vers	sion' fiel	ld value
				is not 0	x4, 'type	e' field va	lue is (	0x86dd	but 've	rsion' fie	eld value	e is not (	0x6).	
				0: IP he	eader er	ror not oc	ccurrec	t						
				1: IP he	ader er	ror occur	red							
2:0	IPPLD	T[2:0]		IP fram	e paylo	ad type b	its							
						valid only		IPFCC	=1, IPH	HERR=0	and LE	)ES=1.		
				0x0: Unsupported payload type or IP payload bypassed										
				0x1: payload type is UDP										
				0x2: payload type is TCP										
				0x3: payload type is ICMP										
				0x4~0x	7: Rese	erved								
		Receive III bits re		•										
		Receive		-										
31 30	29	28	27	26	25	24 PTSI [21	23	22	21	20	19	18	17	16
						RTSL[31	.10]							
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RTSL[1			-	-		-	-	
							•							



rw

Bits		Fields			Descri	ptions									
31:0		RTSL[3	31:0]		Receiv	Receive frame timestamp low 32-bit value									
					When	timestar	np func	tion is e	enabled	and LD	ES is s	et, thes	e bits w	ill be w	ritten to
					timesta	mp low	32-bit v	alue by	RxDM	A contro	oller if re	eceived	frame p	assed t	the filter
					and sa	tisfied tl	ne snap	shoot co	ondition						
		■ R	eceive	desc	riptor 7										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RTSH	[31:16]							
							ı	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RTSI	H[15:0]							
					_			w							

rw

Bits	Fields	Descriptions
31:0	RTSH[31:0]	Receive frame timestamp high 32-bit value
		When timestamp function is enabled and LDES is set, these bits will be written to
		timestamp high 32-bit value by RxDMA controller if received frame passed the filter
		and satisfied the snapshoot condition.

# 27.3.4. MAC statistics counters: MSC

For knowing the statistics situation of transmitting and receiving frames, there is a group of counters designed for gathering statistics data. These MAC counters are called statistics counters (MSC). In Section 'Register definition', there is a detailed description of the function of these registers.

- When the transmit frame does not appear the situations, such as frame underflow, no carrier, carrier lost, excessive deferral, late collision, excessive collision and jabber timeout, it can be called "good frame". MSC transmit counters will automatically update.
- When the receiving frame does not appear the situations, such as alignment error, CRC mismatch, runt frame, length error, range error and error signal valid on pin MII\_RX\_ER, it can be called 'good frame' and MSC reception counters will automatically update. Among them, CRC mismatch indicates that calculated CRC value is different from FSC field value, runt frame indicates that the frame length is shorter than 64 bytes, length error indicates that the length field value is different from the actual received data bytes, range error indicates that the length field value is larger than maximum size of defined in IEEE802.3 (1518 for untagged frame and 1522 for VLAN tagged frame).

**Note:** Only when the discarded frame is a short frame whose length is less than 6 bytes (no complete receives the DA), MSC reception counter is updated.



# 27.3.5. Wake up management: WUM

Ethernet (ENET) module supports two wakeup methods from Deep-sleep mode. The one is remote wakeup frame and the other is Magic Packet wakeup frame. For reduce power consuming, the host system and Ethernet can be powered down and thus the circuit driven by HCLK or transmit clock is stop working. But the circuit driven by receive clock will continues working for listening wakeup frame. If application sets the PWD bit in ENET\_MAC\_WUM register, the Ethernet enters into power-down state. In power-down state, MAC ignores all the frame data on the interface until the power-down state is exited. For exiting power-down state, application can choose one of or both of the two methods mentioned above. Setting WFEN bit in ENET\_MAC\_WUM register can make Ethernet wakeup if a remote wakeup frame received and setting MPE bit in ENET\_MAC\_WUM register can make Ethernet wakeup if a Magic Packet frame is received. When any type of wakeup frame is present on interface and corresponding wakeup function is enabled, Ethernet will generate a wakeup interrupt and exit power-down state at once.

# Remote wakeup frame detection

Setting WFEN bit in ENET\_MAC\_WUM register can enable remote wakeup detection. When the MAC is in power-down state and remote wakeup function enable bit is set, MAC wakeup frame filter is active. If the received frame passes the address filter and filter CRC-16 matches the incoming examined pattern, then MAC identified the received wakeup frame, and then MAC returns to normal working state. Even if the length of the wakeup frame exceeds 512 bytes, as long as the frame has a correct CRC value, it is still considered to be effective. After received the remote wakeup frame, the WUFR bit in ENET\_MAC\_WUM register will be set. If remote wakeup interrupt is not masked, then a WUM interrupt is generated.

### Magic packet detection

Another wakeup method is detecting Magic Packet frame (see 'Magic Packet Technology', Advanced Micro Devices). A Magic Packet frame is a special frame with formed packet solely intended for wakeup purposes. This packet can be received, analyzed and recognized by the Ethernet block and used to trigger a wakeup event. Setting MPE bit in ENET\_MAC\_WUM register can enable this function. This type of frame's format is as follows: starts by 6 continuous bytes of the value 0xFF (0xFFFF FFFF FFFF) in anywhere of the frame behind the destination and source address field, then there are 16 duplicate MAC addresses without any interruption and pause. If there is any discontinuity between repeating it 16 times, MAC needs to re-detect 0xFFFF FFFF in the receive frame. WUM module continuously monitors each frame received. When a Magic Packet frame passing the address filter, MAC will detect its format with Magic Packet format, once the format is matched the WUM will make MAC wakeup from power down state. Then the MAC wakes up from power-down state after receiving a Magic Packet frame. Module also accepts multicast frames as Magic Packet frame.

Example: An example of a Magic Packet with station address 0xAABB CCDD EEFF is the following (MISC indicates miscellaneous additional data bytes in the packet):



Upon detecting a Magic Packet, the MPKR bit in ENET\_MAC\_WUM register will be set. If the Magic Packet interrupt is enabled, the corresponding interrupt will generate.

### Precautions during system power-down state

When the MCU is in Deep-sleep mode, if external interrupt line 19 is enabled, Ethernet WUM module can still detecting frames. Because the MAC in power-down state needs detecting Magic Packet or remote wakeup frame, the REN bit in ENET\_MAC\_CFG register must be maintained set. The transmit function should be turned disable during the power-down state by clearing the TEN bit in the ENET\_MAC\_CFG register. Moreover, the Ethernet DMA block should be disabled during the power-down state, because it is not necessary that the Magic Packet or remote wakeup frame is forwarded to the application. Application can disable the Ethernet DMA block by clearing the STE bit and the SRE bit (for the TxDMA and the RxDMA, respectively in the ENET\_DMA\_CTL register.

Follow steps are recommended for application to enter and exit power-down state:

- Wait the current sending frame completes and then reset the TxDMA block by clearing STE bit in ENET\_DMA\_CTL register;
- 2. Clear the TEN and REN bit in ENET\_MAC\_CFG register to disable the MAC's transmit and receive function;
- 3. Check the RS bit in ENET\_DMA\_STAT register, waiting receive DMA read out all the frames in the receive FIFO and then close RxDMA;
- Configure and enable the external interrupt line 19, so that it can generate an interrupt
  or event. If EXTI line 19 is configured to generate an interrupt, application still needs to
  modify ENET\_WKUP\_IRQ interrupt handling procedures to clear the pending bit of the
  EXTI line 19;
- 5. Set the MPEN or WFEN (or both) bit in ENET\_MAC\_WUM register to enable Magic Packet or Remote Wakeup frame (or both) detection;
- 6. Setting PWD bit in ENET\_MAC\_WUM register to enter power-down state;
- 7. Setting REN bit in ENET\_MAC\_CFG register to make MAC's receive function work;



- 8. Make MCU enter Deep-sleep mode;
- 9. After received a wakeup type frame, the Ethernet module exits the power-down state;
- Reading the ENET\_MAC\_WUM register to clear the power management event flags.
   Enable MAC's transmit function and enable TxDMA and RxDMA;
- 11. Initialize the MCU system clock: enable HXTAL and configure the RCU unit.

### Remote wakeup frame filter register

Wakeup frame filter register is made up of eight different registers but shared the same register offset address. So the inner pointer points the next filter register when the filter register address is accessed by writing or reading. Whatever operation, write or read, it is strongly recommended to operate eight times sequentially. This means continuously write 8 times will configure the filter registers and continuously read 8 times will get the values of filter registers.

Figure 27-11. Wakeup frame filter register

Wakeup Frame Filter Register 0	Filter 0 Byte Mask									
Wakeup Frame Filter Register 1	Filter 1 Byte Mask									
Wakeup Frame Filter Register 2	Filter 2 Byte Mask									
Wakeup Frame Filter Register 3	Filter 3 Byte Mask									
Wakeup Frame Filter Register 4	Reserve Filter 3 Command		Reserve	Filter 2 Command	Reserve	Filter 1 Command	Reserve	Filter 0 Command		
Wakeup Frame Filter Register 5	Filter	3 Offset	Filter	2 Offset	Filter	1 Offset	Filter 0 Offset			
Wakeup Frame Filter Register 6		Filter 1 (	CRC - 16		Filter 0 CRC - 16					
Wakeup Frame Filter Register 7		Filter 3 (	CRC - 16		Filter 2 CRC - 16					

### Filter n Byte mask

This register field defines using which bytes of the frame to determine the received frame is wakeup frame or not by filter n (n=0, 1, 2, 3). Bit 31 must be set to 0. Bit 30 to bit 0 are valid byte mask. If bit m (m means byte number) is set, the filter n offset + m of the receiving frame is calculated by the CRC unit, conversely, filter n offset + m is ignored.

### ■ Filter n command

This four bits command controls the operation of the filter n. The bit 3 of the field is address type selection bit. If this bit is 1, the detection only detects a multicast frame and if this bit is 0, the detection only detects a unicast frame. Bit 2 and bit 1 must be set to 0. Bit 0 is the filter switch bit. Setting it to 1 means enable and 0 means disable.

### ■ Filter n offset



It is used in conjunction with filter n byte mask field. This register specifies offset (within the frame) of the first byte which the filter n uses to check. The minimum allowable value is 12, it represents the byte 13 in the frame (offset value 0 indicates the first byte of the frame).

### ■ Filter n CRC-16

This register field contains the filter comparing CRC-16 code which is used for comparing the calculated CRC-16 from frame data.

# 27.3.6. Precision time protocol: PTP

The majority of protocols are implemented by the UDP layer application software. The PTP module of the MAC is mainly to recording the transmitting and receiving PTP packets' precision time and returning it to application.

Specific details about the precise time protocol (PTP) please see the document "IEEE Standard 1588™".

### Reference clock source

System reference time in Ethernet is maintained by a 64-bit register whose high 32-bit indicates 'second' time and low 32-bit indicates 'subsecond', this is defined in IEEE 1588 specification.

The input PTP reference clock is used to drive the system reference time (also called system time for short) and capture timestamp value for PTP frame. The frequency of this reference clock must be configured no less than the resolution of timestamp counter. The synchronization accuracy between the master node and slave node is around 0.1us.

### Synchronization accuracy

The accuracy of time synchronization depends on the following factors:

- PTP reference clock input period.
- Characteristics of the oscillator (drift).
- Frequency of the synchronization procedure.

### System time calibration

PTP input reference clock is used to update 64-bit PTP system time. The PTP system time is used as the source to record transmission / reception frame's timestamp. The system time initialization and calibration support two methods: coarse method and fine method. The purpose of calibration is to correct the frequency offset.

If the coarse correction method is selected, application can configure PTP timestamp update register (ENET\_PTP\_TSUH and ENET\_PTP\_TSUL) for system time initialization or correction. If TMSSTI bit is set, PTP timestamp update register is used for initialization and if TMSSTU bit is set, PTP timestamp update register is used for adjust system time by adding




or subtracting.

If fine correction method is selected, operation is different. The fine correction method corrects system time not in a single clock cycle. The fine correction frequency can be configured by application to make slave clock frequency smoothly adapt master clock without unpredictability large jitter.

This method is referred to the value of ENET\_PTP\_TSADDEND added to the accumulator in each HCLK cycle. PTP module will produce a pulse to increase the value of ENET\_PTP\_TSL register when the accumulator overflowed. The increased value when this pulse occurs is in ENET\_PTP\_SSINC register.

<u>Figure 27-12. System time update using the fine correction method</u> shows the fine correction algorithm process:

Figure 27-12. System time update using the fine correction method



The following concrete example is used to descript the fine correction method how to update the system time:

Assuming the accuracy of the system time update circuit required to achieve 25ns, which means the frequency of update is 40MHz. If the reference clock of HCLK is 72MHz, the frequency ratio is calculated as 72 / 40, result is 1.8. Hence, the addend (TMSA bit in ENET\_PTP\_TSADDEND register) value to be set is  $2^{32}$  / 1.8, which is equal to 0x8E38 E38E. If the reference clock frequency drifts lower, for example, down to 68MHz, the frequency ratio changes to 68 / 40 = 1.7, the value to be set in the addend register is  $2^{32}$  / 1.7 = 0x9696 9697. If the reference clock drift higher, for example, up to 76MHz, the value should to be set in the ENET\_PTP\_TSADDEND register is  $2^{32}$  / 1.9 = 0x86BC A1AF. Initially, the slave clock frequency is set to Clock Addend Value (0) in the addend register. This value is calculated as above. In addition to configuring the addend counter, application also needs to set subsecond increment register to ensure to achieve the precision of 25ns. The value of the register is to update values of timestamp low 32-bit register after accumulator register overflow. Because the STMSS[30:0] bits in the ENET\_PTP\_TSL register represents the subsecond value of system time, the precision is  $10^9$ ns /  $2^{31}$ =0.46ns. So in order to make the system time accuracy to 25ns, subsecond increment register value should be set to 25 / 0.46 = 0d54.

Note: The algorithm described below based on constant delay transferred between master



and slave devices (Master-to-Slave-Delay). Synchronous frequency ratio will be confirmed by the algorithm after a few Sync cycles.

Algorithm is as follows:

Define the master sends a SYNC message to slave time: MSYNCT (n).

Define the slave local time: SLOCALT (n).

Define the master local time: MLOCALT (n).

Calculation: MLOCALT (n) = MSYNCT (n) + Master-to-Slave-Delay (n).

■ Define the master clock count number between two SYNC message sent: MCLOCKC(n).

Calculation: MCLOCKC (n) = MLOCALT (n) - MLOCALT (n-1).

Define the slave clock count number between two received SYNC messages: SCLOCKC (n).

Calculation: SCLOCKC (n) = SLOCALT (n) - SLOCALT (n-1).

■ Define the difference between these two count numbers: DIFFCC (n).

Calculation: DIFFCC (n) = MCLOCKC (n) - SCLOCKC (n).

■ Define the slave clock frequency-adjusting factor: SCFAF (n).

Calculation: SCFAF (n) = (MCLOCKC (n) + DIFFCC (n)) / SCLOCKC (n).

■ Define the Clock Addend Value for addend register: Clock Addend Value (n).

Clock Addend Value (n) = SCFAF (n) \* Clock Addend Value (n-1).

**Note:** During the actual operation, application may need more than once SYNC message between master and slave to lock.

### System time initialization procedure

Setting TMSEN bit in ENET\_PTP\_TSCTL register to 1, timestamp function is enabled. Each time after this bit is set from reset, application must initialize the timestamp counter at first. Initialization steps as follow:

- Setting TMSTIM in the ENET\_MAC\_INTMSK register to mask the timestamp trigger interrupt;
- Setting TMSEN in the ENET\_PTP\_TSCTL register to enable timestamp function;
- Configure the subsecond increment register according to the PTP clock frequency precision;
- 4. If application hopes to use fine correction method, configure the timestamp addend register and set TMSARU in the ENET\_PTP\_TSCTL register to 1. If application hopes to use coarse correction method, please jump directly to step 7 and step 4-6 can be ignored;
- 5. Poll the TMSARU in the ENET\_PTP\_TSCTL register until it is cleared;
- Set TMSFCU in the ENET\_PTP\_TSCTL register to 1 to choose fine correction method;
- 7. Configure the timestamp update high and low register with the value of system time application wants to initialize;
- 8. Send initialization command by setting TMSSTI in the ENET\_PTP\_TSCTL register;
- 9. The timestamp counter starts counting as soon as the initialization process complete.



### System time update steps

### Coarse correction method

- 1. Program the offset (may be negative) value in the timestamp update high and low registers;
- 2. Set bit 3 (TMSSTU) in the ENET\_PTP\_TSCTL register to update the timestamp register;
- 3. Poll TMSSTU bit until it is cleared.

### Fine correction method

- Calculate the value of the desired system clock rate corresponding to the addend register (<u>System time calibration</u> has explained before);
- 2. Program the addend register, and set the TMSARU in ENET\_PTP\_TSCTL register;
- 3. Program the target high and low register and reset the TMSTIM of the ENET\_MAC\_INTMSK register to allow time stamp interrupt;
- Set TMSITEN in ENET\_PTP\_TSCTL register;
- 5. When an interrupt is generated by this event, read out the value of ENET\_MAC\_INTF register and clear the corresponding interrupt flag;
- Rewrite the old value of addend register to timestamp addend register and set TMSARU in ENET\_PTP\_TSCTL register.

### Transmission and reception of frames with the PTP feature

After enabled the IEEE 1588 (PTP) timestamp function, timestamp is recorded when the frame's SFD field is outputting from the MAC or the MAC receives a frame's SFD field. Each transmitted frame can be marked in TxDMA descriptor to indicate whether a timestamp should be captured or not, which is unrelated with whether the transmitted frame has PTP feature or not, and the timestamp of all received frames will be recorded if ARFSEN bit in ENET\_PTP\_TSCTL register is set. If ARFSEN is reset, the received frame which passed the address filer should be matched with the configuration in ENET\_PTP\_TSCTL register. In another word, only the frame matched the PTP configuration is marked a PTP frame, and timestamp will be recorded in descriptor. To be marked as a PTP frame, the received frame PTP version should be coincide with PFSV bit and then the corresponding frame type enable bit (bit 13 to bit 11 in register ENET\_PTP\_TSCTL) is set. Specially, the non-IP payload PTP frame (PTP on normal 802.3 Ethernet frame), also the DA should be the special MAC address (e.g. the DA should be 0x0e00 00c2 8001 for PDELAY\_REQ / PDELAY\_RESP / PDELAY RESP FOLLOW UP message type, and the DA address 0x0000 0019 1B01 for other message type, detailed informations refer to Specification IEEE1588-2008). If MAFEN is set, this special MAC address can be extended to MAC address1-3 with SAF is reset.

Together with the state information of frame, the recorded timestamp value will also be stored in the corresponding transmission / reception descriptor. The 64-bit timestamp information of transmission frame is written back to the transmit descriptor and the 64-bit timestamp information of reception frame is written back to the receive descriptor. See the detailed description in "Transmit DMA descriptor with IEEE 1588 timestamp format" and "Receive



DMA descriptor with IEEE 1588 timestamp format".

### Internal connection trigger

MAC can provide trigger interrupt when the system time is no less than the expected time. Using an interrupt imports a known latency and an uncertainty in the command execution time. In order to calculate the time of this known latency part, when the system time is greater than expected time, the PTP module sets an output signal. Set ITI1\_RMP of TIMER1\_IRMP register to 0x1 can make this signal internally connected to the ITI1 input of TIMER1. For this feature designed, no uncertainty is introduced because the clock of the TIMER1 and PTP reference clock (HCLK) are synchronous.

### **PPS** output signal

Application configures ETH\_PPS\_OUT pin to AF11 to enable the PPS output function. This function can output a signal with the pulse width of 125ms by default (other width is detailed in register definition) which can be used to check the synchronization between all nodes in the network. To test the difference between the slave clock and the master clock, both of the slave and master can output PPS(pulse-per-second) and connect them to one oscilloscope for clock measurement.

# 27.3.7. Example for a typical configuration flow of Ethernet

After power-on reset or system reset, the following operation flow is a typical process for application to configure and run Ethernet:

### **■** Enable Ethernet clock.

Program the RCU module to enable the HCLK and Ethernet Tx / Rx clock.

### Setup the communication interface.

Configure SYSCFG module to define which interface mode is selected (MII or RMII). Configure GPIO module to make selected PADs to alternate function 11(AF11).

### ■ Wait the resetting complete

Polling the ENET\_DMA\_BCTL register until the SWR bit is reset. (SWR bit is set by default after power-on reset or system reset).

# Obtain and configure the parameters in PHY register

According to the frequency of HCLK, configure the SMI clock frequency and access external PHY register to obtain the information of PHY (e.g. support Half / Full duplex or not, support 10M / 100Mbit speed or not, and so on). Based on supported mode of external PHY, configure ENET\_MAC\_CFG register consistent with PHY register.

# ■ Initialize the DMA in Ethernet module for transaction

Configure the ENET\_DMA\_BCTL, ENET\_DMA\_RDTADDR, ENET\_DMA\_TDTADDR,



ENET\_DMA\_CTL registers to initialize the DMA module. (Detailed information refer to **DMA controller description**).

#### Initialize the physical memory space for descriptor table and data buffer

According to the address value in ENET\_DMA\_RDTADDR and ENET\_DMA\_TDTADDR register, program transmitting and receiving descriptors (with DAV=1) and data buffer.

#### ■ Enable MAC and DMA module to start transmit and receive

Set TEN and REN bit in ENET\_MAC\_CFG register to make MAC work for transmit and receive. Set STE and SRE bit in ENET\_DMA\_CTL register to make DMA controller work for transmit and receive.

#### If transmitting frames is needed

- 1. Choose one or more programmed transmitting descriptor, write the transmit frame data into buffer address which is decided in Transmit Descriptor;
- 2. Set the DAV bit in these one or more transmit frame descriptor;
- 3. Write any value in ENET\_DMA\_TPEN register to make TxDMA exit suspend state and start transmitting;
- 4. There are two methods for application to confirm whether current transmitting frame is complete or not. The first method is that application can poll the DAV bit of current transmit descriptor until it is reset, this means the transmitting is complete. The second method can be used only when INTC=1. Application can poll the TS bit in ENET\_DMA\_STAT register until it is set, this means the transmitting is complete.

#### ■ If receiving frames is enabled

- Check the first receive descriptor in descriptor table (whose address is configured in ENET\_DMA\_RDTADDR register);
- 2. If DAV bit in Receive Descriptor0 is reset, then the descriptor is used and receive buffer space has stored the receive frame;
- 3. Handling this receive frame data;
- 4. Set DAV bit of this descriptor to release this descriptor for new frame receiving;
- 5. Check next descriptor in table, then goes to Step 2.

#### 27.3.8. Ethernet interrupts

There are two interrupt vectors in Ethernet module. The first interrupt vector is made up of normal operation interrupts and the second vector is made up of WUM events for wakeup which is mapped to the EXTI line 19.

All of the MAC and DMA controller interrupt are connected to the first interrupt vector. The description for the MAC interrupt and DMA controller interrupt are showed behind.

The WUM block event is connected to the second interrupt vector. The event can be remote wakeup frame received event or / and Magic Packet wakeup frame received event. This interrupt is inner mapped on the EXTI line 19. So, if the EXTI line 19 is enabled and configured




to trigger by rising edge, the Ethernet WUM event can make the system exiting Deep-sleep mode after a WUM event occurred. In addition, if the WUM interrupt is not masked, both the EXTI line 19 interrupt and Ethernet normal interrupt to CPU are both generated.

**Note:** Because of the WUM registers are designed in RX\_CLK domain, clear these registers by reading them will need a long time delay (depends on the frequency disparity between HCLK and RX\_CLK). To avoid entering the same event interrupt twice, it's strongly recommended that application polls the WUFR and MPKR bit until they reset to zero during the interrupt service routine.

#### **MAC** interrupts

All of the MAC events can be read from ENET\_MAC\_INTF and each of them has a mask bit for masking corresponding interrupt. The MAC interrupt is logical ORed of all interrupts.

Figure 27-13. MAC interrupt scheme



#### **DMA** controller interrupts


The DMA controller has two types of event: Normal and Abnormal.

No matter what type the event is, it has an enable bit (just like mask bit) to control the generating interrupt or not. Each event can be cleared by writing 1 to it. When all of the events are cleared or all of the event enable bits are cleared, the corresponding summary interrupt bit is cleared. If both normal and abnormal interrupts are cleared, the DMA interrupt will be cleared.

Figure 27-14. Ethernet interrupt scheme shows the Ethernet module interrupt connection:



Figure 27-14. Ethernet interrupt scheme





# 27.4. Register definition

ENET base addresss: 0x4002 8000

Byte (8-bit) access, half word (16-bit) access and word (32-bit) access are all supported for

application.

## 27.4.1. MAC configuration register (ENET\_MAC\_CFG)

Address offset: 0x0000 Reset value: 0x0000 8000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the operation mode of the MAC. It also configures the MAC receiver and MAC transmitter operating mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved						Reserved	WDD	JBD	Rese	erved			CSD	
						rw		rw	rw				rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	SPD	ROD	LBM	DPM	IPFCO	RTD	Reserved	APCD	BOL	[1:0]	DFC	TEN	REN	Res	erved
	rw.	r)A/	r)A/	r.w	r\A/	rw.		nw.	n	M	nu.	nw.	ru.		

Bits	Fields	Descriptions
31:26	Reserved	Must be kept at reset value.
25	TFCD	Type Frame CRC Dropping
		0: FCS field (last 4 bytes) of frame will not be dropped before forwarding
		1: FCS field (last 4 bytes) of frame will be dropped before forwarding
		<b>Note:</b> This bit only valid when LT field of frame greater than 0x0600.
24	Reserved	Must be kept at reset value.
23	WDD	Watchdog disable bit
		This bit indicates the maximum bytes for receiving, data beyond this will be cut off.
		0: The received frame that Less than or equals to 2048 bytes is allowed by MAC
		1: The watchdog timer that on the receiver is disabled by MAC. And the received
		frame up to 16384 bytes is allowed by MAC.
22	JBD	Jabber disable bit
		This bit indicates the maximum bytes for transmitting data, data beyond this will be
		cut off.
		0: The maximum transmission byte is 2048
		1: The maximum transmission byte can be 16384
21:20	Reserved	Must be kept at reset value.
19:17	IGBS[2:0]	Inter frame gap bit selection bits



•	ODSZA490 OSCI Maridar
	These bits can select the minimum inter frame gap bit time between two neighboring frames during transmission.  0x0: 96 bit times
	0x1: 88 bit times
	0x2: 80 bit times
	0x3: 72 bit times
	0x4: 64 bit times
	0x5: 56 bit times (For Half-duplex, must be reserved)
	0x6: 48 bit times (For Half-duplex, must be reserved)
	0x7: 40 bit times (For Half-duplex, must be reserved)
CSD	Carrier sense disable bit
	0: The carrier sense error is generated by MAC transmitter, and the transmission
	will be aborted.
	1: The MII CRS signal is ignored by MAC transmitter while in frame transmitting.
	Loss of carrier error and no carrier error will not be generated.
Reserved	Must be kept at reset value.
SPD	Fast Ethernet speed bit
	Indicates the speed in Fast Ethernet mode:
	0: 10 Mbit / s
	1: 100 Mbit / s
ROD	Receive own disable bit
	When in Full-duplex mode, this bit can be ignored.
	0: The packets that transmitting from PHY are all received by MAC
	1: Receiving frames from PHY is disabled by MAC
LBM	Loopback mode bit
	0: The MAC is configured in normal mode
	1: The MAC is configured in loopback mode at the MII
DPM	Duplex mode bit
	0: Half-duplex mode enable
	1: Full-duplex mode enable
IPFCO	IP frame checksum offload bit
	0: The checksum offload function in the receiver is disabled
	1: IP frame checksum offload function enabled for received IP frame
RTD	Retry disable bit
	When in Full-duplex mode, this bit can be ignored.
	0: Up to 16 times retries based on the settings of BOL is attempted by MAC
	1: Only 1 transmission is attempted by MAC
Reserved	Must be kept at reset value.
APCD	Automatic pad / CRC drop bit
	CSD  Reserved SPD  ROD  LBM  DPM  IPFCO  RTD



1:0

This bit only valid for a non tagged frame and its length field value is equal or less than 1536. 0: The MAC forwards all received frames without modify it 1: The MAC strips the Pad / FCS field on received frames BOL[1:0] 6:5 Back-off limit bits When in Full-duplex mode, these bits can be ignored. When a collision occurred, the MAC needs to retry sending current frame after delay some time. The base time unit for this delay time (dt) called slot time which means 1 slot time is equal to 512 bit times. This delay time (dt) is a random integer number calculated by following formula: 0≤dt <2k. 0x0: k = min(n, 10)0x1: k = min(n, 8)0x2: k = min(n, 4)0x3: k = min(n, 1),n = number of times for retransmission attempt DFC Deferral check bit When in Full-duplex mode, this bit can be ignored. 0: Disable the deferral check function of MAC. Until the CRS signals changed to inactive, the MAC defers sending. 1: Enable the deferral check function of MAC. If deferred more than 24288 bit times, excessive deferral error occurs and MAC abort transmitting frame. If CRS signal active during deferral time running, the deferral time will reset and restart. 3 TEN Transmitter enable bit 0: The MAC transmit function is disabled after finish the transmission of the current frame, and no frames to be transmitted anymore. 1: The transmit function of the MAC is enabled for transmission REN 2 Receiver enable bit 0: The MAC reception function is disabled after finish the reception of the current frame, and no frames will be received anymore. 1: The MAC reception function is enabled for receiving frames

#### 27.4.2. MAC frame filter register (ENET\_MAC\_FRMF)

Address offset: 0x0004 Reset value: 0x0000 0000

Reserved

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the filtering method for receiving frames

Must be kept at reset value.

30 29 28 27 25 24 23 22 31 26 21 20 19 18 16 FAR Reserved



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved					SAFLT	SAIFLT	PCFR	M[1:0]	BFRMD	MFD	DAIFLT	HMF	HUF	PM
					rw.	nw.	nu.	n	۸/	nw.	nw.	ru.	rw.	rw.	rw.

Bits	Fields	Descriptions
31	FAR	Frames all received bit
		This bit controls the receive filter function.
		0: Only the frame passed the filter can be forwarded to application
		1: All received frame are forwarded to application. But filter result will also be
		updated to receive descriptor status.
30:11	Reserved	Must be kept at reset value.
10	HPFLT	Hash or perfect filter bit
		0: If the HUF or HMF bit is set, only frames that match the hash filter are passed.
		1: If the HUF or HMF bit is set, the receive filter passes frames that match either the
		perfect filtering or the hash filtering.
9	SAFLT	Source address filter bit
		Enable source address filtering function besides destination address filtering.
		The filter also compares the SA field value in received frames with the values
		configured in the enabled SA registers. If SA comparison matches, the SA match
		bit in the receive descriptor status is set high.
		0: Source address function in filter disable
		1: Source address function in filter enable
8	SAIFLT	Source address inverse filtering bit
		This bit makes the result of SA matching inverse.
		0: Not inverse for source address filtering
		1: Inverse source address filtering result. When SA matches the enabled SA
		registers, filter marks it as failing the SA address filter.
7:6	PCFRM[1:0]	Pass control frames bits
		These bits set the forwarding conditions for all control frames (including unicast and
		multicast pause frame).
		For pause control frame, the processing (not forwarding) depends only on RFCEN
		in ENET_MAC_FCTL[2].
		0x0: The MAC does not forward any control frames to the application
		0x1: The MAC forwards any control frames except pause control frames to the
		application
		0x2: Even if the control frames failed the address filter, the MAC forwards all of
		them to application
		0x3: Only the control frames pass the address filter, the MAC forwards them to
		application
5	BFRMD	Broadcast frames disable bit

GigaDevice		GD32A490 User Manual
		0: Ignore the address filters, and all received broadcast frames is passed.
		1: All received broadcast frames is filtered by address filters
4	MFD	Multicast filter disable bit
		0: Multicast filter is enabled. The filtering mode of multicast frame is determined by
		HMF bit.
		1: Multicast filter is disabled. All received multicast frames are passed. The first bit
		in the destination address field of multicast frames is '1', but not all bits in the
		destination are '1'.
3	DAIFLT	Destination address inverse filtering bit
		This bit makes the result of DA filtering inverse.
		0: Not inverse DA filtering result
		1: Inverse DA filtering result
2	HMF	Hash multicast filter bit
		0: The filter uses perfect mode for filtering multicast frame.
		1: The filter uses hash mode for filtering multicast frame
1	HUF	Hash unicast filter bit
		0: The filter uses perfect mode for filtering unicast frame
		1: The filter uses hash mode for filtering unicast frame
0	PM	Promiscuous mode bit
		This bit can make the filter bypassed which means all received frames are thought
		pass the filer and DA / SA filtering result status in descriptor is always '0'.
		0: Promiscuous mode disabled
		1: Promiscuous mode enabled

# 27.4.3. MAC hash list high register (ENET\_MAC\_HLH)

Address offset: 0x0008 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	HLH[31:16]														
1	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							HLH	[15:0]							

Bits Fields Descriptions
31:0 HLH[31:0] Hash list high bits

These bits take the high 32-bit value of hash list.



31

## 27.4.4. MAC hash list low register (ENET\_MAC\_HLL)

Address offset: 0x000C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	HLL[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HLL[15:0]														

rw

Bits	Fields	Descriptions
31:0	HLL[31:0]	Hash list low bits

These bits take the low 32-bit value of hash list.

## 27.4.5. MAC PHY control register (ENET\_MAC\_PHY\_CTL)

Address offset: 0x0010 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PA[4:0]			PR[4:0] Reserved							CLR[2:0]		PW	PB

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:11	PA[4:0]	PHY address bits
		These bits choose which PHY device is to be accessed.
10:6	PR[4:0]	PHY register bits
		These bits choose the register address in selected PHY device.
5	Reserved	Must be kept at reset value.
4:2	CLR[2:0]	Clock range bits
		MDC clock divided factor select which is decided by HCLK frequency range.
		0x0: HCLK / 42 (HCLK range: 60-100 MHz)
		0x1: HCLK / 62 (HCLK range: 100-150 MHz)
		0x2: HCLK / 16 (HCLK range: 20-35 MHz)



1

0x3: HCLK / 26 (HCLK range: 35-60 MHz)
0x4: HCLK / 102 (HCLK range: 150-240 MHz)
other: Reserved
PW PHY write bit

This bit indicates the PHY operation mode.

0: Sending read operation to PHY

1: Sending write operation to PHY

0 PB PHY busy bit

This bit indicates the running state of operation on PHY. Application sets this bit to 1 and should wait it cleared by hardware. Application must make sure this bit is zero before writing data to ENET\_MAC\_PHY\_CTL register and reading / writing data

from / to ENET\_MAC\_PHY\_DATA register.

#### 27.4.6. MAC PHY data register (ENET\_MAC\_PHY\_DATA)

Address offset: 0x0014 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								<u> </u>							
	PD[15:0]														

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	PD[15:0]	PHY data bits
		For reading operation, these bits contain the data from external PHY. For writing
		operation, these bits contain the data will be sent to external PHY.

#### 27.4.7. MAC flow control register (ENET MAC FCTL)

Address offset: 0x0018 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the generation and reception of the control frames.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 PTM[15:0]



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FLCB/
Reserved						DZQP	Reserved	PLTS	S[1:0]	UPFDT	RFCEN	TFCEN	ВКРА		
								rw		r	N	rw	rw	rw	rw

Bits	Fields	Descriptions
31:16	PTM[15:0]	Pause time bits
		These bits configured the pause time filed value in transmit pause control frame.
15:8	Reserved	Must be kept at reset value.
7	DZQP	Disable Zero-quanta pause bit
		0: Enable automatic zero-quanta generation function for pause control frame
		1: Disable the automatic zero-quanta generation function for pause control frame
6	Reserved	Must be kept at reset value.
5:4	PLTS[1:0]	Pause low threshold bits
		These bits configure the threshold of the pause timer for retransmitting frames
		automatically. Application must make sure the low threshold bits are greater than 0
		and less than configured pause time. The low threshold calculation formula is PTM-
		PLTS. For example, if PTM = 0x80 (128 slot-times), and PLTS = 0x1 (28 slot-times),
		then the second pause frame is automatically transmitted when pause timer counted
		at 100 (128 - 28) slot-times after the first pause frame is transmitted.
		0x0: 4 slot times is subtracted by pause time
		0x1: 28 slot times is subtracted by pause time
		0x2: 144 slot times is subtracted by pause time
		0x3: 256 slot times is subtracted by pause time
		Note: One slot time equals the time of transmitting 512 bits on the MII interface.
3	UPFDT	Unicast pause frame detect bit
		0: Only the unique multicast address for pause frame which is specified in
		IEEE802.3 can be detected
		1: Besides the unique multicast address, MAC can also use the MAC0 address
		(ENET_MAC_ADDR0H and ENET_MAC_ADDR0L register) to detecting pause
		frame.
2	RFCEN	Receive flow control enable bit
		0: Decode function for pause frame is disabled
		1: Enable decoding function for the received pause frame and process it. The MAC
		disables its transmitter for a specified (pause time field value in received frame) time.
1	TFCEN	Transmit flow control enable bit
		0: Disable the flow control operation in the MAC. Both pause frame sending in Full-
		duplex mode and back-pressure feature in Half-duplex mode are not performed.
		1: Enable the flow control operation in the MAC. Both pause frame sending in Full-
		duplex mode and back-pressure feature in Half-duplex mode can be performed by



transmitter.

0 FLCB / BKPA Flow control busy / back pressure activate bit

This bit only valid when TFCEN is set.

This bit can send a pause frame in Full-duplex mode or activate the back pressure

function in Half-duplex mode by application.

For Full-duplex mode, application must make sure this bit is 0 before writing ENET\_MAC\_FCTL register. After set by application, MAC sends a pause frame to interface and this bit will keep set until the pause frame has completed transmitting. For Half-duplex mode, MAC can enter back-pressure state by application setting this bit. When the MAC is in back-pressure state, any frame presented on interface will make the MAC send a JAM pattern to inform outside a collision occurred.

#### 27.4.8. MAC VLAN tag register (ENET\_MAC\_VLT)

Address offset: 0x001C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the IEEE 802.1Q VLAN Tag to identify the VLAN frames. The MAC compares the 13<sup>th</sup> and 14<sup>th</sup> byte (length / type field) of the receiving frame with 0x8100, and the following 2 bytes (the 15<sup>th</sup> and 16<sup>th</sup> byte) are compared with the VLAN tag.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Reserved								VLTC
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							VLTI	[15:0]							

Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	VLTC	12-bit VLAN tag comparison bit
		This bit selects 12 or 16 bit VLAN tag for comparison.
		0: All 16 bits (the 15 <sup>th</sup> and 16 <sup>th</sup> byte) of the VLAN tag in received frame are used for comparison
		1: Only low 12 bits of the VLAN tag in received frame are used for comparison
15:0	VLTI[15:0]	VLAN tag identifier (for receive frames) bits
		These bits are configured for detecting VLAN frame using 802.1Q VLAN tag format.
		The format shows below:
		VLTI[15:13]: UP (user priority)
		VLTI[12]: CFI (canonical format indicator)
		VLTI[11:0]: VID (VLAN identifier)
		When comparison bits (VLTI[11:0] if VLTC=1 or VLTI[15:0] if VLTC=0) are all zeros,



VLAN tag comparison is bypassed and every frame with type filed value of 0x8100 is considered a VLAN frame.

When comparison bits not all zeros, VLAN tag comparison use bit VLTI[11:0] (if VLTC=1) or VLTI[15:0] (if VLTC=0) for checking.


#### 27.4.9. MAC remote wakeup frame filter register (ENET MAC RWFF)

Address offset: 0x0028 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

The MAC remote wakeup frame filter register is actually a pointer to eight (with same address offset) such wakeup frame filter registers. Eight sequential write operations to this address with the offset (0x0028) will write all wakeup frame filter registers. Eight sequential read operations from this address with the offset (0x0028) will read all wakeup frame filter registers.

Figure 27-15. Wakeup frame filter register




#### 27.4.10. MAC wakeup management register (ENET\_MAC\_WUM)

Address offset: 0x002C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the request of wakeup events and monitors the wakeup events.







rw rc\_r rc\_r rw rw rs

Bits	Fields	Descriptions
31	WUFFRPR	Wakeup frame filter register pointer reset bit
		This bit can reset the inner pointer of ENET_MAC_RWFF register by application set
		it to 1. Hardware clears it when resetting completes.
		0: No effect
		1: Reset the ENET_MAC_RWFF register inner pointer
30:10	Reserved	Must be kept at reset value.
9	GU	Global unicast bit
		0: Not all of received unicast frame is considered to be a wakeup frame
		1: Any received unicast frame passed address filtering is considered to be a wakeup
		frame
8:7	Reserved	Must be kept at reset value.
6	WUFR	Wakeup frame received bit
		This bit is cleared when this register is read.
		0: Has not received the wake-up frame
		1:The wakeup event was generated due to reception of a wakeup frame
5	MPKR	Magic packet received bit
		This bit is cleared when this register is read.
		0: Has not received the Magic Packet frame
		1: Received the Magic Packet frame, and generating the wakeup event
4:3	Reserved	Must be kept at reset value.
2	WFEN	Wakeup frame enable bit
		0: Disable generating a wakeup event due to wakeup frame reception
		1: Enable generating a wakeup event due to wakeup frame reception
1	MPEN	Magic Packet enable bit
		0: Disable generating a wakeup event due to Magic Packet reception
		1: Enable generating a wakeup event due to Magic Packet reception
0	PWD	Power down bit
		This bit is set by application and reset by hardware. When this bit is set, MAC drops
		all received frames. When power-down mode exit because of wakeup event
		occurred, hardware resets this bit.

# 27.4.11. MAC debug register (ENET\_MAC\_DBG)

Address offset: 0x0034 Reset value: 0x0000 0000



This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved			TXFF	TXFNE	Reserved	TXFW	TXFF	RS[1:0]	PCS	SOM	T[1:0]	MTNI
						ro	ro		ro	1	ю	ro	r	о	ro
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved RXFS[1:0] Reserved RXFRS[1:0]					RXFW	Reserved	RXAF	S[1:0]	MRNI						
						r	n		n	0	ro		r	'n	ro

Bits	Fields	Descriptions
31:26	Reserved	Must be kept at reset value.
25	TXFF	TxFIFO Full flag 0: TxFIFO is not full 1: TxFIFO is full
24	TXFNE	TxFIFO not empty flag 0: TxFIFO is empty 1: TxFIFO is not empty
23	Reserved	Must be kept at reset value.
22	TXFW	TxFIFO is writing 0: TxFIFO is not doing write operation 1: TxFIFO is doing write operation
21:20	TXFRS[1:0]	TxFIFO read operation status  0x0: TxFIFO read controller is in idle state  0x1: TxFIFO read controller is in reading state  0x2: TxFIFO read controller is in waiting feedback Tx status from MAC transmitter  0x3: TxFIFO read controller is in writing the Tx descriptor status or flushing the  TxFIFO
19	PCS	Pause condition status  0: MAC transmitter is not in pause condition  1: MAC transmitter is under pause condition and will delay transmitting frame
18:17	SOMT[1:0]	Status of MAC transmitter  0x0: The MAC transmitter controller is in idle state  0x1: The MAC transmitter controller is in Waiting feedback of previous frame status or the end of IFG / BACKOFF period  0x2: For Full-duplex mode, indicates pause control frame is transmitting  0x3: The MAC transmitter controller is in Reading input frame from FIFO for transmission
16	MTNI	MAC transmit state not idle  0: MAC transmitter is in idle state  1: MAC transmitter is not in idle state




		OBOZI (+00 OOCI Mariaar
15:10	Reserved	Must be kept at reset value.
9:8	RXFS	RxFIFO state
		0x0: The RxFIFO is empty
		0x1: The flow-control low threshold is greater than RxFIFO number of value
		0x2: The flow-control high threshold is lower than RxFIFO number of value
		0x3: The RxFIFO is full
7	Reserved	Must be kept at reset value.
6:5	RXFRS[1:0]	RxFIFO read operation status
		0x0: RxFIFO read controller is in idle state
		0x1: RxFIFO read controller is in reading state
		0x2: RxFIFO read controller is reading frame status (including time-stamp)
		0x3: RxFIFO read controller is flushing frame
4	RXFW	RxFIFO is writing
		0: RxFIFO is not doing write operation
		1: RxFIFO is doing write operation
3	Reserved	Must be kept at reset value.
2:1	RXAFS[1:0]	Rx asynchronous FIFO status
		RXAFS[1]:Rx asynchronous FIFO reading state in HCLK Clock domain
		RXAFS[0]:Rx asynchronous FIFO writing state in MAC RX_CLK Clock domain
0	MRNI	MAC receive state not idle
		0: MAC receiver is in idle state
		1: MAC receiver is not in idle state

# 27.4.12. MAC interrupt flag register (ENET\_MAC\_INTF)

Address offset: 0x0038 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).




Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	TMST	Time stamp trigger status bit
		This bit is cleared when ENET_PTP_TSF register is read.

-		
		0: The system time value is less than the value specified in the the ENET_PTP_ETH
		and ENET_PTP_ETL registers
		1: The system time value is no less than the value specified in the ENET_PTP_ETH
		and ENET_PTP_ETL registers
8:7	Reserved	Must be kept at reset value.
6	MSCT	MSC transmit status bit
		0: All the bits in register ENET_MSC_TINTF are cleared
		1: An interrupt is generated in the ENET_MSC_TINTF register
5	MSCR	MSC receive status bit
		0: All the bits in register ENET_MSC_RINTF are cleared
		1: An interrupt is generated in the ENET_MSC_RINTF register
4	MSC	MSC status bit
		This bit is logic ORed from MSCT and MSCR bit.
		0: Both MSCT and MSCR bits in this register are low
		1: Any of bit 6 (MSCT) or bit 5 (MSCR) is set high
3	WUM	WUM status bit
		This bit is logic ORed from WUFR and MPKR bit in ENET_MAC_WUM register.
		0: Wakeup frame or Magic Packet frame is not received
		1: A Magic packet or remote wakeup frame is received in power down Mode
2:0	Reserved	Must be kept at reset value.

# 27.4.13. MAC interrupt mask register (ENET\_MAC\_INTMSK)

Address offset: 0x003C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).



Bits	Fields	Descriptions
31:10	Reserved	Must be kept at reset value.
9	TMSTIM	Timestamp trigger interrupt mask bit
		0: Unmask the timestamp interrupt generation
		1: Mask the timestamp interrupt generation



8:4	Reserved	Must be kept at reset value.
3	WUMIM	WUM interrupt mask bit
		0: Unmask the interrupt generation due to the WUM bit in ENET_MAC_INTF register
		1: Mask the interrupt generation due to the WUM bit in ENET_MAC_INTF register
2:0	Reserved	Must be kept at reset value.

#### 27.4.14. MAC address 0 high register (ENET\_MAC\_ADDR0H)

Address offset: 0x0040 Reset value: 0x8000 FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
МО								Reserved							
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADDRO	DH[15:0]							

rw

Bits	Fields	Descriptions
31	MO	Always read 1 and must be kept.
30:16	Reserved	Must be kept at reset value.
15:0	ADDR0H[15:0]	MAC address0 high16-bit
		These bits contain the high 16-bit (bit 47 to 32) of the 6-byte MAC address0. These
		bits are used for address filtering in frame reception and address inserting in pause
		frame transmitting during transmit flow control.

## 27.4.15. MAC address 0 low register (ENET\_MAC\_ADDR0L)

Address offset: 0x0044 Reset value: 0xFFFF FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ADDR0	L[31:16]							
							r	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADDRO	L[15:0]							

rw

Bits Fields Descriptions



31:0 ADDR0L[31:0]

MAC addresss0 low 32-bit

These bits contain the low 32-bit (bit 31 to 0) of the 6-byte MAC address0. These bits are used for address filtering in frame reception and address inserting in pause frame transmitting during transmit flow control.

## 27.4.16. MAC address 1 high register (ENET\_MAC\_ADDR1H)

Address offset: 0x0048 Reset value: 0x0000 FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
AFE	SAF			MB	[5:0]			Reserved								
rw	rw			r	w											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	ADDR1H[15:0]															

Bits	Fields	Descriptions
31	AFE	Address filter enable bit
		0: MAC address1 is ignored by address filter for filtering
		1: MAC address1 is used by address filter for perfect filtering
30	SAF	Source address filter bit
		0: Comparing MAC address1 with the destination address field of the received
		frame
		1: Comparing MAC address1 with the source address field of the received frame
29:24	MB[5:0]	Mask byte bits
		If these bits is set, the destination address / source address corresponding byte of
		the received frame is not compared with MAC address1. Each bit controls one byte
		mask as follows:
		MB[5]: ENET_MAC_ADDR1H[15:8]
		MB[4]: ENET_MAC_ADDR1H[7:0]
		MB[3]: ENET_MAC_ADDR1L[31:24]
		MB[2]: ENET_MAC_ADDR1L[23:16]
		MB[1]: ENET_MAC_ADDR1L[15:8]
		MB[0]: ENET_MAC_ADDR1L[7:0]
23:16	Reserved	Must be kept at reset value.
15:0	ADDR1H[15:0]	MAC address1 high[47:32] bits
		This field contains the high 16-bit (bit 47 to 32) of the 6-byte MAC address1.



## 27.4.17. MAC address 1 low register (ENET\_MAC\_ADDR1L)

Address offset: 0x004C Reset value: 0xFFFF FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ADDR1	L[31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADDR'	1L[15:0]							

rw

Bits	Fields	Descriptions
31:0	ADDR1L[31:0]	MAC address1 low 32-bit

This field contains the low 32-bit of the 6-byte MAC address1.

#### 27.4.18. MAC address 2 high register (ENET\_MAC\_ADDR2H)

Address offset: 0x0050 Reset value: 0x0000 FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
AFE	SAF			МВ	[5:0]			Reserved								
rw	rw			r	w											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADDR2																

Bits	Fields	Descriptions
31	AFE	Address filter enable bit
		0: MAC address2 is ignored by address filter for filtering
		1: MAC address2 is used by address filter for perfect filtering
30	SAF	Source address filter bit
		0: Comparing MAC address2 with the destination address field of the received
		frame
		1: Comparing MAC address2 with the source address field of the received frame
29:24	MB[5:0]	Mask byte bits
		If these bits is set, the destination address / source address corresponding byte of
		the received frame is not compared with MAC address2. Each bit controls one byte
		mask as follows:
		MB[5]: ENET_MAC_ADDR2H[15:8]



MB[4]: ENET\_MAC\_ADDR2H[7:0]

MB[3]: ENET\_MAC\_ADDR2L[31:24]

MB[2]: ENET\_MAC\_ADDR2L[23:16]

MB[1]: ENET\_MAC\_ADDR2L[15:8]

MB[0]: ENET\_MAC\_ADDR2L[7:0]

23:16 Reserved Must be kept at reset value.

15:0 ADDR2H[15:0] MAC address2 high 16-bit

This field contains the high 16-bit (bit 47 to 32) of the 6-byte MAC address2.

#### 27.4.19. MAC address 2 low register (ENET\_MAC\_ADDR2L)

Address offset: 0x0054 Reset value: 0xFFFF FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ADDR2	L[31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADDR2	2L[15:0]							

rw

Bits	Fields	Descriptions
31:0	ADDR2L[31:0]	MAC address2 low 32-bit

This field contains the low 32-bit of the 6-byte MAC address2.

#### 27.4.20. MAC address 3 high register (ENET\_MAC\_ADDR3H)

Address offset: 0x0058 Reset value: 0x0000 FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
AFE	SAF	MB[5:0]							Reserved							
rw	rw			r	W											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							ADDR	BH[15:0]								

Bits	Fields	Descriptions
31	AFE	Address filter enable bit
		0: MAC address3 is ignored by address filter for filtering



-		<b>3502</b> , (100 300) Manaai
-		1: MAC address3 is used by address filter for perfect filtering
30	SAF	Source address filter bit
		0: Comparing MAC address3 with the destination address field of the received
		frame
		1: Comparing MAC address3 with the source address field of the received frame
29:24	MB[5:0]	Mask byte bits
		If these bits is set, the destination address / source address corresponding byte of
		the received frame is not compared with MAC address3. Each bit controls one byte
		mask as follows:
		MB[5]: ENET_MAC_ADDR3H[15:8]
		MB[4]: ENET_MAC_ADDR3H[7:0]
		MB[3]: ENET_MAC_ADDR3L[31:24]
		MB[2]: ENET_MAC_ADDR3L[23:16]
		MB[1]: ENET_MAC_ADDR3L[15:8]
		MB[0]: ENET_MAC_ADDR3L[7:0]
23:16	Reserved	Must be kept at reset value.
15:0	ADDR3H[15:0]	MAC address3 high 16-bit
		This field contains the high 16-bit (bit 47 to 32) of the 6-byte MAC address3.

## 27.4.21. MAC address 3 low register (ENET\_MAC\_ADDR3L)

Address offset: 0x005C Reset value: 0xFFFF FFFF

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							ADDR3	L[31:16]							
<u> </u>							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ADDR	BL[15:0]							

rw

Bits	Fields	Descriptions
31:0	ADDR3L[31:0]	MAC address3 low 32-bit
		This field contains the low 32-bit of the 6-byte MAC address3.

## 27.4.22. MAC flow control threshold register (ENET\_MAC\_FCTH)

Address offset: 0x1080 Reset value: 0x0000 0015

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

GD32A490	User	Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							RFD[2:0]		Reserved		RFA[2:0]			
										rw		•		rw	

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6:4	RFD[2:0]	Threshold of deactive flow control
		This field configures the threshold of the deactive flow control. The value should
		always be less than the Threshold of active flow control value configured in bits[2:0].
		When the value of the unprocessed data in RxFIFO is less than this value
		configured, the flow control function will deactive.
		0x0: 256 bytes
		0x1: 512 bytes
		0x2: 768 bytes
		0x3: 1024 bytes
		0x4: 1280 bytes
		0x5: 1536 bytes
		0x6,0x7: 1792 bytes
3	Reserved	Must be kept at reset value.
2:0	RFA[2:0]	Threshold of active flow control
		This field configures the threshold of the active flow control. If flow control function
		is enabled, when the value of the unprocessed data in RxFIFO is more than this
		value configured, the flow control function will active.
		0x0: 256 bytes
		0x1: 512 bytes
		0x2: 768 bytes
		0x3: 1024 bytes
		0x4: 1280 bytes
		0x5: 1536 bytes
		0x6,0x7: 1792 bytes

# 27.4.23. MSC control register (ENET\_MSC\_CTL)


Address offset: 0x0100 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved





Bits	Fields	Descriptions
31:6	Reserved	Must be kept at reset value.
5	AFHPM	Almost full or half preset mode
		0: Preset all MSC counters to almost-half (0x7FFF FFF0) value
		1: Preset all MSC counters to almost-full (0xFFFF FFF0) value
		Note: This bit is valid only when PMC is set.
4	PMC	Preset MSC counter
		0: No effect
		1: Preset MSC counters to a preset value. Preset value depends on AFHPM.
3	MCFZ	MSC counter freeze bit
		0: MSC counters are not frozen
		1: Freezes all the MSC counters to their current value. RTOR bit can work on this
		frozen state.
2	RTOR	Reset on read bit
		0: The MSC counters are not reset after reading MSC counter
		1: The MSC counters are reset to zero after read them
1	CTSR	Counter stop rollover bit
		0: The counters roll over to zero after they reached the maximum value
		1: The counters do not roll over to zero after they reached the maximum value
0	CTR	Counter reset bit
		Cleared by hardware 1 clock after set.
		This bit is cleared automatically after 1 clock cycle.
		0: No effect
		1: Reset all counters

## 27.4.24. MSC receive interrupt flag register (ENET\_MSC\_RINTF)

Address offset: 0x0104 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Rese	erved							RGUF	Reserved
														rc_r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved					RFAE	RFCE			Reserved		




cr rc

Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value.
17	RGUF	Received good unicast frames bit
		0: Good unicast frame received counter is less than half of the maximum value
		1: Good unicast frame received counter reaches half of the maximum value
16:7	Reserved	Must be kept at reset value.
6	RFAE	Received frames alignment error bit
		0: Alignment error frame received counter is less than half of the maximum value
		1: Alignment error frame received counter reaches half of the maximum value
5	RFCE	Received frames CRC error bit
		0: CRC error frame received counter is less than half of the maximum value
		1: CRC error frame received counter reaches half of the maximum value
4:0	Reserved	Must be kept at reset value.

## 27.4.25. MSC transmit interrupt flag register (ENET\_MSC\_TINTF)

Address offset: 0x0108 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).



rc\_r rc\_r

Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21	TGF	Transmitted good frames bit
		0: Good frame transmitted counter is less than half of the maximum value
		1: Good frame transmitted counter reaches half of the maximum value
20:16	Reserved	Must be kept at reset value.
15	TGFMSC	Transmitted good frames more single collision bit
		0: Good frame after more than a single collision transmitted counter is less than half
		of the maximum value
		1:Good frame after more than a single collision transmitted counter reaches half of




	_	CBCZ/ (100 CCC) Mariaan
		the maximum value
14	TGFSC	Transmitted good frames single collision bit
		0: Good frame after a single collision transmitted counter is less than half of the maximum value
		1: Good frame after a single collision transmitted counter reaches half of the maximum value
13:0	Reserved	Must be kept at reset value.

#### 27.4.26. MSC receive interrupt mask register (ENET\_MSC\_RINTMSK)

Address offset: 0x010C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

The Ethernet MSC receive interrupt mask register maintains the masks for interrupts generated when receive statistic counters reach half their maximum value



**Bits Fields Descriptions** 31:18 Reserved Must be kept at reset value. **RGUFIM** 17 Received good unicast frames interrupt mask bit 0: Unmask the interrupt when the RGUF bit is set 1: Mask the interrupt when RGUF bit is set 16:7 Reserved Must be kept at reset value. **RFAEIM** Received frames alignment error interrupt mask bit 6 0: Unmask the interrupt when the RFAE bit is set 1: Mask the interrupt when the RFAE bit is set 5 **RFCEIM** Received frame CRC error interrupt mask bit 0: Unmask the interrupt when RFCE bit is set 1: Mask the interrupt when the RFCE bit is set 4:0 Reserved Must be kept at reset value.

#### 27.4.27. MSC transmit interrupt mask register (ENET\_MSC\_TINTMSK)

Address offset: 0x0110



Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

The MSC transmit interrupt mask register configures the mask bits for interrupts generation

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	Reserved											Reserved						
										rw								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
TGFMSCI	TGFSCIM							Rese	erved									
М																		

Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21	TGFIM	Transmitted good frames interrupt mask bit
		0: Unmask the interrupt when the TGF bit is set
		1:Mask the interrupt when the TGF bit is set
20:16	Reserved	Must be kept at reset value.
15	TGFMSCIM	Transmitted good frames more single collision interrupt mask bit
		0: Unmask the interrupt when the TGFMSC bit is set
		1: Mask the interrupt when the TGFMSC bit is set
14	TGFSCIM	Transmitted good frames single collision interrupt mask bit
		0: Unmask the interrupt when the TFGSC bit is set
		1: Mask the interrupt when the TFGSC bit is set
13:0	Reserved	Must be kept at reset value.

# 27.4.28. MSC transmitted good frames after a single collision counter register (ENET\_MSC\_SCCNT)

Address offset: 0x014C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of successfully transmitted frames after a single collision in Half-duplex mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							SCC[:	31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SCC	[15:0]							



r

Bits	Fields	Descriptions
31:0	SCC[31:0]	Transmitted good frames single collision counter bits
		These bits count the number of a transmitted good frames after only a single
		collision.

# 27.4.29. MSC transmitted good frames after more than a single collision counter register (ENET\_MSC\_MSCCNT)

Address offset: 0x0150 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of successfully transmitted frames after more than one single collision in Half-duplex mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							MSCC	[31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MSCC	C[15:0]							

r

Bits	Fields	Descriptions
31:0	MSCC[31:0]	Transmitted good frames more one single collision counter bits
		These bits count the number of a transmitted good frames after more than one
		single collision.

## 27.4.30. MSC transmitted good frames counter register (ENET\_MSC\_TGFCNT)

Address offset: 0x0168 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of good frames transmitted.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TGF[	31:16]							
							ı	r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TGF	[15:0]							

r



Bits	Fields	Descriptions
31:0	TGF[31:0]	Transmitted good frames counter bits
		These hits count the number of transmitted good frames

# 27.4.31. MSC received frames with CRC error counter register (ENET\_MSC\_RFCECNT)

Address offset: 0x0194 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of frames received with CRC error.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RFCER	R[31:16]							
							ı	r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RFCEI	R[15:0]							

Bits Fields Descriptions
31:0 RFCER[31:0] Received frames with CRC error counter bits

These bits count the number of receive frames with CRC error.

# 27.4.32. MSC received frames with alignment error counter register (ENET\_MSC\_RFAECNT)

Address offset: 0x0198 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of received frames with alignment error.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RFAER	[31:16]							
							ı	r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RFAEF	R[15:0]							

r

Bits	Fields	Descriptions
31:0	RFAER[31:0]	Received frames alignment error counter bits

These bits count the number of receive frames with alignment error.



# 27.4.33. MSC received good unicast frames counter register (ENET\_MSC\_RGUFCNT)

Address offset: 0x01C4 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register counts the number of good unicast frames received.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							RGUF	[31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							RGUF	[15:0]							

r

Bits	Fields	Descriptions
31:0	RGUF[31:0]	Received good unicast frames counter bits
		These bits count the number of good unicast frames received.

## 27.4.34. PTP time stamp control register (ENET\_PTP\_TSCTL)

Address offset: 0x0700 Reset value: 0x0000 2000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the generation and updating for timestamp.

31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10
						Reserved							MAFEN	CKN	T[1:0]
													rw	rv	N
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MNMSEN	ETMSEN	IP4SEN	IP6SEN	ESEN	PFSV	SCROM	ARFSEN	Rese	erved	TMSARU	TMSITEN	TMSSTU	TMSSTI	TMSFCU	TMSEN
rw	rw	rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw

Bits	Fields	Descriptions
31:19	Reserved	Must be kept at reset value.
18	MAFEN	MAC address filter enable for PTP frame
		0: No effect
		1: Enable MAC address1-3 to filter the PTP frame when received frame's type field
		is 0x88f7
17:16	CKNT[1:0]	Clock node type for time stamp
		0x0: Type of ordinary clock



		OBOLI (100 OCCI Mariaa)
		0x1: Type of boundary clock 0x2: Type of end-to-end transparent clock 0x3: Type of peer-to-peer transparent clock
15	MNMSEN	Received master node message snapshot enable This bit is valid only when CKNT=0x0 or 0x1.  0: Snapshot is only taken for slave node message  1: Snapshot is only take for master node message
14	ETMSEN	Received event type message snapshot enable  0: All type messages are taken snapshot except Announce, Management and Signaling message  1: Only event type messages (SYNC, DELAY_REQ, PDELAY_REQ and PDELAY_RESP) are taken snapshot
13	IP4SEN	Received IPv4 snapshot enable 0: Do not take snapshot for IPv4 frame 1: Take snapshot for IPv4 frame
12	IP6SEN	Received IPv6 snapshot enable 0: Do not take snapshot for IPv6 frame 1: Take snapshot for IPv6 frame
11	ESEN	Received Ethernet snapshot enable  0: Do not take snapshot when received non type frame  1: Take snapshot when received non type frame
10	PFSV	PTP frame snooping version 0: Version 1 (Revision of IEEE STD. 1588-2002 / 1588-2008) 1: Version 2 (Revision of IEEE STD. 1588-2008)
9	SCROM	Subsecond counter rollover mode  0: Binary rollover mode. Subsecond rollovers when reach 0x7FFF_FFFF  1: Digital rollover mode. Subsecond rollovers when reach 0x3B9A_C9FF (0d999_999_999)
8	ARFSEN	All received frames snapshot enable  0: Not all received frames are taken snapshot  1: All received frames are taken snapshot
7:6	Reserved	Must be kept at reset value.
5	TMSARU	Time stamp addend register update bit  0: The value of ENET_PTP_TSADDEND register is not updated to the PTP block for fine correction  1: The value of ENET_PTP_TSADDEND register is updated to the PTP block for fine correction  Note: Before user set it, the TMSARU bit must be read as 0. When update is finish,



the TMSARU bit is cleared. **TMSITEN** Timestamp interrupt trigger enable bit 0: Disable timestamp interrupt 1: When the system time is no less than the value in ENET\_PTP\_ETH and ENET\_PTP\_ETL registers, a timestamp interrupt is generated. Note: After the timestamp trigger interrupt happened the TMSITEN bit is cleared. 3 **TMSSTU** Timestamp system time update bit Both the TMSSTU and TMSSTI bits must be read as zero before application set this bit. 0: Not update the system time 1: Update the system time with the value in the ENET\_PTP\_TSUH and ENET\_PTP\_TSUL registers. It is cleared by hardware when the update finished. 2 **TMSSTI** Timestamp system time initialize bit This bit must be read as 0 before application set it. 0: The system time is maintained without any change 1: Initializing the system time with the value in ENET\_PTP\_TSUH and ENET\_PTP\_TSUL registers. It is cleared by hardware when the initialization finished. 1 **TMSFCU** Timestamp fine or coarse update bit 0: The system timestamp uses the coarse method for updating 1:The system timestamp uses the fine method for updating 0 **TMSEN** Timestamp enable bit 0: Disable timestamp function

Table 27-8. Supported time stamp snapshot with PTP register configuration

1: Enable timestamp function for transmit and receive frames

**Note:** After setting this to 1, application must initialize the system time.

CKNT (Bit 17:16)	(	ОХ		1	0	11			
MNMSEN (Bit 15)	X(*)	1	0			Х			
ETMSEN (Bit 14)	0	1	1	0	1	0	1		
message	SYNC FOLLOW_UP DELAY_REQ DELAY_RES P	DELAY	SYNC	SYNC FOLLOW_ UP DELAY_RE Q DELAY_RE SP	SYNC FOLLOW_ UP	SYNC FOLLOW_UP DELAY_REQ DELAY_RESP PDELAY_REQ PDELAY_RESP	SYNC PDELAY_RE Q PDELAY_RE SP		

<sup>\*:</sup> means do not care



#### 27.4.35. PTP subsecond increment register (ENET\_PTP\_SSINC)

Address offset: 0x0704 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the 8-bit value for the incrementing subsecond register. In coarse mode, this value is added to the system time every HCLK clock cycle. In fine mode, this value is added to the system time when the accumulator reaches overflow.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										STMS	SI[7:0]			
								ļ							

rw

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	STMSSI[7:0]	System time subsecond increment bits  In every update operation, these bits are added to the subsecond value of system
		time.

## 27.4.36. PTP time stamp high register (ENET\_PTP\_TSH)

Address offset: 0x0708 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							STMS	[31:16]							
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							STMS	[15:0]							

r

Bits	Fields	Descriptions
31:0	STMS[31:0]	System time second bits
		These bits show the current second of the system time.

#### 27.4.37. PTP time stamp low register (ENET\_PTP\_TSL)

Address offset: 0x070C Reset value: 0x0000 0000



		This re	egister	can be	acces	sed by	byte (8	3-bit), h	alf-wor	d(16-b	it) or wo	ord (32	-bit).		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
STS							S	TMSS[30:1	6]						
r								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							STMS	S[15:0]							

Bits	Fields	Descriptions
31	STS	System time sign bit
		0: Time value is positive
		1: Time value is negative
30:0	STMSS[30:0]	System time subseconds bits
		These bits show the current subsecond of the system time with 0.46 ns accuracy

#### 27.4.38. PTP time stamp update high register (ENET\_PTP\_TSUH)

Address offset: 0x0710 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the high 32-bit of the time to be written to, added to, or subtracted from the system time value. The timestamp update registers (high and low) initialize or update the system time maintained by the MAC core. Application must write both of these registers before setting the TMSSTI or TMSSTU bits in the timestamp control register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TMSUS[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TMSU	S[15:0]							

rw

Bits	Fields	Descriptions
31:0	TMSUS[31:0]	Time stamp update second bits
		These bits are used for initializing or adding / subtracting to second of the system
		time.

#### 27.4.39. PTP time stamp update low register (ENET\_PTP\_TSUL)

Address offset: 0x0714 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
TMSUPN															
S		TMSUSS[30:16]													
rw	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TMSUSS[15:0]														

rw

Bits	Fields	Descriptions
31	TMSUPNS	Timestamp update positive or negative sign bit
		When TMSSTI is set, this bit must be 0.
		0: Timestamp update value is added to system time
		1: Timestamp update value is subtracted from system time
30:0	TMSUSS[30:0]	Timestamp update subsecond bits
		These bits are used for initializing or adding / subtracting to subsecond of the system
		time.

## 27.4.40. PTP time stamp addend register (ENET\_PTP\_TSADDEND)

Address offset: 0x0718 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register value is used only in fine update mode for adjusting the clock frequency. This register value is added to a 32-bit accumulator in every clock cycle and the system time updates when the accumulator reaches overflow.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TMSA[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TMSA	\[15:0]							

rw

Bits	Fields	Descriptions
31:0	TMSA[31:0]	Time stamp addend bits
		In order to achieve time synchronization, the value of TMSA[31:0] is added to the
		accumulator register.

## 27.4.41. PTP expected time high register (ENET\_PTP\_ETH)

Address offset: 0x071C Reset value: 0x0000 0000



	This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ETSH[31:16]														
	rw														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ETSH	[15:0]							

rw

Bits	Fields	Descriptions
31:0	ETSH[31:0]	Expected time high bits
		These bits store the expected target second time.

#### 27.4.42. PTP expected time low register (ENET\_PTP\_ETL)

Address offset: 0x0720 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ETSL[31:16]														
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ETSL	[15:0]							

rw

Bits	Fields	Descriptions
31:0	ETSL[31:0]	Expected time low bits
		These bits store the expected target nanosecond time (signed).

#### 27.4.43. PTP time stamp flag register (ENET\_PTP\_TSF)

26

25

Address offset: 0x0728 Reset value: 0x0000 0000

27

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

23

22

21

20

	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved											TTM	TSSCO		

Bits Fields Descriptions

28

30

31

29

17

16



	-	SBS27 (400 GGC) Mariaar
31:2	Reserved	Must be kept at reset value.
1	TTM	Target time match bit
		0: System time is not equal or greater than expected time.
		1: System time is equal or greater than expected time
		<b>Note:</b> Reading ENET_PTP_TSF register will clear this bit.
0	TSSCO	Timestamp second counter overflow bit
		0: Timestamp second counter has not overflowed
		1: Timestamp second counter is greater than 0xFFFF FFFF

## 27.4.44. PTP PPS control register (ENET\_PTP\_PPSCTL)

Address offset: 0x072C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

			- 3				) (	,,		(	.,	(	,.		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved												PPSO	FC[3:0]		

rw

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3:0	PPSOFC	PPS output frequency configure
		0x0: 1Hz (Pulse width: 125ms for binary rollover, 100ms for digital rollover)
		0x1: 2Hz (Pulse width: 50% duty cycle for binary rollover)
		0x2: 4Hz (Pulse width: 50% duty cycle for binary rollover)
		0xF: 32768 (215) Hz (Pulse width: 50% duty cycle for binary rollover)
		Note: If digital rollover is selected, only PPSOFC=0 is recommended.

## 27.4.45. DMA bus control register (ENET\_DMA\_BCTL)

Address offset: 0x1000 Reset value: 0x0002 0101

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved			MB	AA	FPBL	UIP			RXDF	P[5:0]			FB
					rw	rw	rw	rw			n	v			rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



# GD32A490 User Manual

RTPR[1:0]	PGBL[5:0]	DFM	DPSL[4:0]	DAB	SWR
rw	rw	rw	rw.	rw	rs

Bits	Fields	Descriptions
31:27	Reserved	Must be kept at reset value.
26	МВ	Mixed burst  0: AHB master interface only transfer fixed burst length with 16 and below  1: AHB master interface will transfer burst length greater than 16 with INCR  Note: MB and FB should be and must be only one of bit is set.
25	AA	Address-aligned bit 0: Disable address-aligned 1: Enabled address-aligned. If the FB=1, all AHB interface address is aligned to the start address LS bits (bit 1 to 0). If the FB=0, the AHB interface first access address (accessing the data buffer's start address) is not aligned, but subsequent burst access addresses are aligned to the address.
24	FPBL	Four times PGBL mode bit  0: The PGBL value programmed (bits[22:17] and bits[13:8]) for the DMA data number of beats to be transferred  1: Multiple the PGBL value programmed (bits[22:17] and bits[13:8]) four times for the DMA data number of beats to be transferred
23	UIP	Use independent PGBL bit  0: The PGBL value in bits[13:8] is applicable for both TxDMA and RxDMA engines  1: The RxDMA uses the RXDP[5:0] bits as burst length while the PGBL[5:0] is used by TxDMA
22:17	RXDP[5:0]	RxDMA PGBL bits  If UIP=0, these bits are not valid. Only when UIP=1, these bits is configured for the maximum number of beats to be transferred in one RxDMA transaction.  0x01: max beat number is 1  0x02: max beat number is 2  0x04: max beat number is 4  0x08: max beat number is 8  0x10: max beat number is 16  0x20: max beat number is 32  Other: Reserved
16	FB	Fixed burst bit  0: Both SINGLE and INCR burst transfer operations can be used by AHB  1: Only SINGLE, INCR4, INCR8 or INCR16 can be used by AHB, while in the start of normal burst transfer.  Note: MB and FB should be and must be only one of bit is set.
15:14	RTPR[1:0]	RxDMA and TxDMA transfer priority ratio bits

## GD32A490 User Manual

These bits indicate the access ratio between RxDMA and TxDMA.

0x0: RxDMA : TxDMA = 1:1 0x1: RxDMA : TxDMA = 2:1 0x2: RxDMA : TxDMA = 3:1 0x3: RxDMA : TxDMA = 4:1

**Note:** This bit is valid only when the arbitration mode is Round-robin (DAB=0).

13:8 PGBL[5:0] Programmable burst length bits

These bits indicate the maximum number of beats to be transferred in one DMA transaction. When UIP=1, the PGBL value is only used for TxDMA. When UIP=0,

the PGBL value is used for both TxDMA and RxDMA.

0x01: max beat number is 1 0x02: max beat number is 2 0x04: max beat number is 4 0x08: max beat number is 8 0x10: max beat number is 16 0x20: max beat number is 32

Other: Reserved.

7 DFM Descriptor format mode

0: Normal mode descriptor1: Enhanced mode descriptor

6:2 DPSL[4:0] Descriptor skip length bit

These bits are valid only between two ring mode descriptors. They define the number of words (32-bit) to skip between two ring descriptors. DPSL[4:0] represents the address difference from the end of the current descriptor to the beginning of the next descriptor. If the value of DPSL[4:0] is 0, the DMA taking the descriptor table as contiguous.

DMA arbitration bit

This bit indicates the arbitration mode between RxDMA and TxDMA.

0: Round-robin mode and DMA access priority is given in RTPR

1: Fixed mode. RxDMA has higher priority than TxDMA

0 SWR Software reset bit

DAB

1

This bit can reset all core internal registers located in CLK\_TX and CLK\_RX.

It is cleared by hardware when the reset operation is complete in all clock domains. **Note:** Application must make sure this bit is 0 before writing any MAC core registers.

0: Core and inner register are not in reset state

1: Reset all core internal registers

## 27.4.46. DMA transmit poll enable register (ENET\_DMA\_TPEN)

Address offset: 0x1004 Reset value: 0x0000 0000



This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register is used by the application to make the TxDMA controller poll the transmit descriptor table. The TxDMA controller can go into suspend state because of an underflow error in a transmitted frame or the descriptor unavailable (DAV=0). Application can write any value into this register for attempting to re-fetch the current descriptor.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							TPE[	31:16]							
							rw_	_wt							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TPE[	[15:0]							

w\_wt

Bits Fields Descriptions
31:0 TPE[31:0] Transmit poll enable bits

Writing to this register with any value makes DMA read the current descriptor address which is indicated in ENET\_DMA\_CTDADDR register. If the fetched current descriptor is available (DAV=1), DMA exits suspend state and resumes working. If the fetched current descriptor is unavailable (DAV=0), the DMA returns to suspend state again and the TBU bit in ENET\_DMA\_STAT register will be set.

## 27.4.47. DMA receive poll enable register (ENET\_DMA\_RPEN)

Address offset: 0x1008 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register is used by the application to make the RxDMA controller poll the receive descriptor table. Writing to this register makes the RxDMA controller exit suspend state.

		28	21	26	25	24	23	22	21	20	19	18	17	16
						RPE[3	31:16]							
						rw_	_wt							
15 14	1 13	12	11	10	9	8	7	6	5	4	3	2	1	0
						RPE[	15:0]							

rw\_wt

Bits Fields Descriptions
31:0 RPE[31:0] Receive poll enable bits

Writing to this register with any value makes DMA read the current descriptor address which is indicated in ENET\_DMA\_CRDADDR register. If the fetched current descriptor is available (DAV=1), DMA exits suspend state and resumes working. If the fetched current descriptor is unavailable (DAV=0), the DMA returns to suspend state again and the RBU bit in ENET\_DMA\_STAT register will be set.



## 27.4.48. DMA receive descriptor table address register (ENET\_DMA\_RDTADDR)

Address offset: 0x100C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the start of the receive descriptor table. The descriptor table is located in the physical memory space and must be word-aligned. This register can only be written when RxDMA controller is in stop state. Before starting RxDMA reception process, this register must be configured correctly.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							SRT[	31:16]							
							r	w							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							SRT	[15:0]							

rw

Bits	Fields	Descriptions
31:0	SRT[31:0]	Start address of receive table bits
		These bits indicate the start address of the receive descriptor table. SRT[1:0] are
		internally taken as zero so SRT[1:0] are read only.

## 27.4.49. DMA transmit descriptor table address register (ENET\_DMA\_TDTADDR)

Address offset: 0x1010 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the start of the transmit descriptor table. The descriptor table is located in the physical memory space and must be word-aligned. This register can only be written when TxDMA controller is in stop state. Before starting TxDMA transmission process, this register must be configured correctly.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Ī								STT[3	31:16]							
_								n	W							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								STT[	15:0]							

rw

Bits	Fields	Descriptions
31:0	STT[31:0]	Start address of transmit table bits
		These bits indicate the start address of the transmit descriptor table. STT[1:0] are
		internally taken as zero so STT[1:0] are read only.



## 27.4.50. DMA status register (ENET\_DMA\_STAT)

Address offset: 0x1014 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register contains all the status bits that the DMA controller recorded. Writing 1 to meaningful bits in this register clears them but writing 0 has no effect. Each bit (bits[16:0]) can be masked by masking the corresponding bit in the ENET\_DMA\_INTEN register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	TST	WUM	MSC	Reserved		EB[2:0]			TP[2:0]			RP[2:0]		NI
		r	r	r			r			r			r		rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Al	ER	FBE	Rese	erved	ET	RWT	RPS	RBU	RS	TU	RO	TJT	TBU	TPS	TS
rc_w1	rc_w1	rc_w1	•		rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits	Fields	Descriptions
31:30	Reserved	Must be kept at reset value.
29	TST	Timestamp trigger status bit  This bit indicates a timestamp event occurred. It is cleared by application through clearing TMST bit. If the corresponding interrupt mask bit is reset, an interrupt is generated.  0: Timestamp event has not occurred
		Timestamp event has occurred  1: Timestamp event has occurred
28	WUM	WUM status bit This bit indicates a WUM event occurred. It is cleared when both two source event status bits are cleared. If the corresponding interrupt mask bit is reset, an interrupt is generated.  0: WUM event has not occurred  1: WUM event has occurred
27	MSC	MSC status bit  This bit indicates a MSC event occurred. It is cleared when all of event sources are cleared. If the corresponding interrupt mask bit is reset, an interrupt is generated.  0: MSC event has not occurred  1: MSC event has occurred
26	Reserved	Must be kept at reset value.
25:23	EB[2:0]	Error bits status bit  When FBE=1, these bits decode the type of error that caused a bus response error on AHB bus.  EB[0]:  1: Error occurs while TxDMA transfer data



0: Error occurs while RxDMA transfer data

EB[1]:

1: Error occurs while read transfer

0: Error occurs while write transfer

EB[2]:

1: Error occurs while access descriptor

0: Error occurs while access data buffer

22:20 TP[2:0] Transmit process state bit

These bits decode the TxDMA state.

0x0: Stopped; Issuing transmit command which is Reset or Stop.

0x1: Running; Fetching the transfer descriptor that belongs to transmit.

0x2: Running; Waiting for status

0x3: Running; Queuing it to TxFIFO after reading transmit packet data from host

memory buffer.

0x4, 0x5: Reserved

0x6: Suspended; Unavailable of transmit descriptor or underflow of transmit buffer.

0x7: Running; Closing the descriptor that belongs to transmit.

19:17 RP[2:0] Receive process state bit

These bits decode the RxDMA state.

0x0: Stopped; Issuing receive command which is Reset or Stop.

0x1: Running; Fetching the transfer descriptor that belongs to receive.

0x2: Reserved

0x3: Running; Waiting for the packet that belongs to receive.

0x4: Suspended: Unavailable of receive descriptor

0x5: Running: Closing the descriptor that belongs to receive.

0x6: Reserved

0x7: Running; Transferring it to host memory after reading the receive packet data

from RxFIFO.

16 NI Normal interrupt summary

The NI bit is logical ORed of the following if the corresponding interrupt bit is enabled

in the ENET\_DMA\_INTEN register:

TS: Interrupt of transmit

TBU: Unavailable of transmit buffer

RS: Interrupt of receive

ER: Interrupt of early receive

Note: Each time when this bit is set, application must cleared its source bit by writing

1 to that bit.

15 Al Abnormal interrupt summary bit

The AI bit is logical ORed of the following if the corresponding interrupt bit is enabled

in the ENET\_DMA\_INTEN register:

TPS: Halt of transmit process





		TJT: Timeout of transmit jabber
		RO: Overflow of receive FIFO
		TU: Underflow transmit
		RBU: Receive buffer
		RPS: Unavailable of receive process stopped
		RWT: Timeout of receive watchdog
		ET: Interrupt of early transmit
		FBE: Error of fatal bus error
		Note: Each time when this bit is set, application must cleared its source bit by writing
		1 to that bit.
14	ER	Early receive status bit
		This bit is automatically cleared when the RS bit is set.
		0: The first buffer has not been filled
		1: The first buffer has filled with received frame
13	FBE	Fatal bus error status bit
		This bit indicates a response error on AHB interface is occurred and the error type
		can be decoded by EB[2:0] bits.
		0: Bus error has not occurred
		1: A bus error occurred and the corresponding DMA stops all operations
12:11	Reserved	Must be kept at reset value.
10	ET	Early transmit status bit
		0: The frame to be transmitted has not fully transferred into the TxFIFO
		O: The frame to be transmitted has not fully transferred into the TxFIFO  1: The frame to be transmitted has fully transferred into the TxFIFO
9	RWT	·
9		1: The frame to be transmitted has fully transferred into the TxFIFO
9		The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit
9		1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes
	RWT	<ol> <li>The frame to be transmitted has fully transferred into the TxFIFO</li> <li>Receive watchdog timeout status bit</li> <li>No received a frame with a length greater than 2048 bytes</li> <li>A frame with a length greater than 2048 bytes is received</li> </ol>
	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit
	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state
8	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state
8	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit
8	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set
8	RWT	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters
7	RWT RPS RBU	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters suspend state
7	RWT RPS RBU	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters suspend state  Receive status bit
7	RWT RPS RBU	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters suspend state  Receive status bit  0: Frame reception has not completed
8 7 6	RWT RPS RBU	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters suspend state  Receive status bit  0: Frame reception has not completed  1: Frame reception has completed
8 7 6	RWT RPS RBU	1: The frame to be transmitted has fully transferred into the TxFIFO  Receive watchdog timeout status bit  0: No received a frame with a length greater than 2048 bytes  1: A frame with a length greater than 2048 bytes is received  Receive process stopped status bit  0: The receive process is not in stop state  1: The receive process is in stop state  Receive buffer unavailable status bit  0: The DAV bit in fetched next receive descriptor is set  1: The DAV bit in fetched next receive descriptor is reset and RxDMA enters suspend state  Receive status bit  0: Frame reception has not completed  1: Frame reception has completed  Transmit underflow status bit



Gigabevice		GD32A490 USEI Manual
		entered suspend state
4	RO	Receive overflow status bit  0: Receive overflow error has not occurred during frame reception  1: The RxFIFO encountered an overflow error during frame reception. If a part of frame data has transferred to the memory, the overflow status in OERR bit is also
3	TJT	Transmit jabber timeout status bit  0: Transmit jabber timeout has not occurred during frame transmission  1: The transmit jabber timer expired. The TxDMA controller cancels the current transmission and enters stop state. This also causes JT bit in Transmit Descriptor0 set.
2	TBU	Transmit buffer unavailable status bit  0: The DAV bit in fetched next transmit descriptor is set  1: The DAV bit in fetched next transmit descriptor is reset and TxDMA enters suspend state
1	TPS	Transmit process stopped status bit  0: The transmission is not in stop state  1: The transmission is in stop state
0	TS	Transmit status bit  This bit can only be set when both LSG and INTC are set in Transmit Descriptor0.  0: Current frame transmission is not finished  1: Current frame transmission is finished.

## 27.4.51. DMA control register (ENET\_DMA\_CTL)

Address offset: 0x1018 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures both the transmitting and receiving operation modes and commands.

This register should be written at last during the process of DMA initialization.



Bits Fields Descriptions



## GD32A490 User Manual

-		CBOZ, (100 CCC) Mariaal
31:27	Reserved	Must be kept at reset value.
26	DTCERFD	Dropping of TCP / IP checksum error frames disable bit
		0: All error frames will be dropped when FERF=0
		1: The received frame with only payload error but no other errors will not be dropped.
25	RSFD	Receive Store-and-Forward bit
		0: The RxFIFO operates in Cut-Through mode. The forwarding threshold depends
		on the RTHC bits
		1: The RxFIFO operates in Store-and-Forward mode. The RTHC bits are don't care
		and the frame forwarding starts after the whole frame has pushed into RxFIFO.
24	DAFRF	Disable flushing of received frames bit
		0: The RxDMA flushes all frames because of unavailable receive descriptor
		1: The RxDMA does not flush any frames even though receive descriptor is
		unavailable
23:22	Reserved	Must be kept at reset value.
21	TSFD	Transmit Store-and-Forward bit
		0: The TxFIFO operates in Cut-Through mode. The TTHC bits in ENET_DMA_CTL
		register defines the start popping time from TxFIFO.
		1: The TxFIFO operates in Store-and-Forward mode. Transmission on interface
		starts after the full frame has been pushed into the TxFIFO. The TTHC bits are don't
		care in this mode.
		<b>Note:</b> This bit can be changed when transmission is in stop state.
20	FTF	Flush transmit FIFO bit
		This bit can be set by application to reset TxFIFO inner control register and logic. If
		set, all data in TxFIFO are flushed. It is cleared by hardware after the flushing
		operation is finish.
		<b>Note:</b> Before this bit is reset, this register (ENET_DMA_CTL) must not be written.
19:17	Reserved	Must be kept at reset value.
16:14	TTHC[2:0]	Transmit threshold control bit
		These bits control the start transmitting byte threshold of the TxFIFO.
		When TSFD=1, these bits are ignored.
		0x0: 64
		0x1: 128
		0x2: 192
		0x3: 256
		0x4: 40
		0x5: 32
		0x6: 24
		0x7: 16
13	STE	Start / stop transmission enable bit



## GD32A490 User Manual

0: The TxDMA controller will enter stop state after transmitting complete if the current frame is being transmitted. After complete transmitting, the next descriptor address will become current descriptor address for the address pointer. If the TxDMA controller is in suspend state, reset this bit make the controller entering stop state.

1: The TxDMA controller will enter running state. TxDMA controller fetches current descriptor address for frame transmitting. Transmit descriptor's fetching can either from base address in ENET\_DMA\_TDTADDR register or from the pointer position when transmission was stopped previously. If the DAV bit of current descriptor is reset, TxDMA controller enters suspend state and the TBU bit will be set. This bit should be set after all other DMA registers have been configured otherwise the action of TxDMA is unpredictable.

12:8 Reserved

Must be kept at reset value.

7 FERF

Forward error frames bit

0: When RxFIFO is in Cut-Through mode (RSFD=0), if frame error (CRC error, collision error, checksum error, watchdog timeout, overflow error) is detected before popping RxFIFO data to memory, RxFIFO drops this error frame. But if frame error is detected after popping RxFIFO data to memory, RxFIFO will not drop this frame data. When RxFIFO is in Store-and-Forward mode, once frame error is detected during reception the RxFIFO drops this frame.

1: All frame received with error except runt error are forwarded to memory

6 FUF

Forward undersized good frames bit

0: The RxFIFO drops all frames whose length is less than 64 bytes. However, if this frame has already started forwarding (may due to lower value of receive threshold in Cut-Through mode), the whole frame will be forwarded.

1: The RxFIFO forwards received frame whose frame length is less than 64 bytes but without any other error

5 Reserved

Must be kept at reset value.

4:3 RTHC[1:0]

Receive threshold control bit

These bits control the threshold bytes of the RxFIFO.

**Note:** These bits are valid only when the RSFD=0 and are ignored when the RSFD=1.

0x0: 64 0x1: 32 0x2: 96

0x3: 128

2 OSF

Operate on second frame bit

0: The TxDMA controller process the second transmit frame after the status of the first frame is written back to descriptor

1: The TxDMA controller process the second transmit frame after pushed all first frame data into TxFIFO but before the status of the first frame is written back to



descriptor

1 SRE

Start / stop receive enable bit

- 0: The RxDMA controller will enter stop state after transfer complete if current received frame is transmitting to memory by RxDMA. After transfer complete, the next descriptor address in the receive table will become the current descriptor address when restart the RxDMA controller. Only RxDMA controller is in running state or suspend state, this bit can be reset by application.
- 1: The RxDMA controller will enter running state. RxDMA controller fetches receive descriptor from receive descriptor table for receiving frames. The descriptor address can either from current address in the ENET\_DMA\_RDTADDR register or the address after previous frame stopped by application. If the DAV bit in fetched descriptor is reset, RxDMA controller will enter suspend state and RBU bit will be set. Setting this bit can only when RxDMA controller is in stop state or suspend state. This bit should be set after all other DMA registers have been configured otherwise the action of RxDMA is unpredictable.

0 Reserved


## 27.4.52. DMA interrupt enable register (ENET\_DMA\_INTEN)

Must be kept at reset value.

Address offset: 0x101C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register configures the interrupts which are reflected in ENET\_DMA\_STAT register.



Bits	Fields	Descriptions
31:17	Reserved	Must be kept at reset value.
16	NIE	Normal interrupt summary enable bit
		0: Disable normal interrupt
		1: Enable normal interrupt
		This bit enables the following bits:
		TS: Interrupt of transmit
		TBU: Unavailable transmit buffer
		RS: Interrupt of receive
		ER: Interrupt of Early receive



15	AIE	Abnormal interrupt summary enable bit
		0: Disable abnormal interrupt
		1: Enable abnormal interrupt
		This bit enables the following bits:
		TPS: Halt of transmit process
		TJT: Timeout of transmit jabber
		RO: Overflow of receive FIFO
		TU: Underflow transmit
		RBU: Receive buffer
		RPS: Unavailable of receive process stopped
		RWT: Timeout of receive watchdog
		ET: Interrupt of early transmit
		FBE: Error of fatal bus error
14	ERIE	Early receive interrupt enable bit
		0: Disable early receive interrupt
		1: Enable early receive interrupt
13	FBEIE	Fatal bus error interrupt enable bit
		0: Disable fatal bus error interrupt
		1: Enable fatal bus error interrupt
12:11	Reserved	Must be kept at reset value.
10	ETIE	Early transmit interrupt enable bit
		0: Disable early transmit interrupt
		1: Enable early transmit interrupt
9	RWTIE	Receive watchdog timeout interrupt enable bit
		0: Disable receive watchdog timeout interrupt
		1: Enable receive watchdog timeout interrupt
8	RPSIE	Receive process stopped interrupt enable bit
		0: Disable receive stopped interrupt
		1: Enable receive stopped interrupt
7	RBUIE	Receive buffer unavailable interrupt enable bit
		0: Disable receive buffer unavailable interrupt
		1: Enable receive buffer unavailable interrupt
6	RIE	Receive interrupt enable bit
		0: Disable receive interrupt
		1: Enable receive interrupt
5	TUIE	Transmit underflow interrupt enable bit
		0: Disable underflow interrupt
		1: Enable underflow interrupt
4	ROIE	Receive overflow interrupt enable bit



	0202.1.00 000.
	0: Disable overflow interrupt
	1: Enable overflow interrupt
TJTIE	Transmit jabber timeout interrupt enable bit
	0: Disable transmit jabber timeout interrupt
	1: Enable transmit jabber timeout interrupt
TBUIE	Transmit buffer unavailable interrupt enable bit
	0: Disable transmit buffer unavailable interrupt
	1: Enable transmit buffer unavailable interrupt
TPSIE	Transmit process stopped interrupt enable bit
	0: Disable transmission stopped interrupt
	1: Enable transmission stopped interrupt
TIE	Transmit interrupt enable bit
	0: Disable transmit interrupt
	1: Enable transmit interrupt
	TBUIE

# 27.4.53. DMA missed frame and buffer overflow counter register (ENET\_DMA\_MFBOCNT)

Address offset: 0x1020 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

There are two counters designed in DMA controller for tracking the number of missed frames during receiving. The counter value can be read from this register for debug purpose.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	rved							MSFA[10:0]	l					Reserved
									rc_r						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							MSFC	[15:0]							

rc\_r

Bits	Fields	Descriptions
31:28	Reserved	Must be kept at reset value.
27:17	MSFA[10:0]	Missed frames by the application bits  These bits indicate the number of frames dropped by RxFIFO.
16	Reserved	Must be kept at reset value.
15:0	MSFC[15:0]	Missed frames by the controller bits
		These bits indicate the number of frames missed by the RxDMA controller because
		of the unavailable receive buffer. Each time the RxDMA controller flushes one



frame, this counter will plus 1.

## 27.4.54. DMA receive state watchdog counter register (ENET\_DMA\_RSWDC)

Address offset: 0x1024 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

The watchdog counter value register for RS bit (ENET\_DMA\_STAT register) set after delay a configured time.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			Rese	erved							WDCF	RS[7:0]			

rv

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	WDCFRS[7:0]	Watchdog counter for receive status (RS) bit
		These bits are only valid when DINTC (RXDES1) is set. When DINTC=1 and a
		frame is received, the RS bit will be set delay a time of WDCFRS*256 HCLK after
		receiving complete.

# 27.4.55. DMA current transmit descriptor address register (ENET\_DMA\_CTDADDR)

Address offset: 0x1048 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the start descriptor address of the current transmit descriptor read by the TxDMA controller.

	TDAP[15:0]														
15	14	13	12	11	10	9	8	r 7	6	5	4	3	2	1	0
	TDAP[31:16]														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

r

Bits	Fields	Descriptions
31:0	TDAP[31:0]	Transmit descriptor address pointer bits



These bits are automatically updated by TxDMA controller during operation.

# 27.4.56. DMA current receive descriptor address register (ENET\_DMA\_CRDADDR)

Address offset: 0x104C Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the start descriptor address of the current receive descriptor read by the RxDMA controller.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RDAP[31:16]														
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RDAP[15:0]														

Bits Fields Descriptions


31:0 RDAP[31:0] Receive descriptor address pointer bits
These bits are automatically updated by RxDMA controller during operation.

## 27.4.57. DMA current transmit buffer address register (ENET\_DMA\_CTBADDR)

Address offset: 0x1050 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the current transmit buffer address being read by the TxDMA controller.



Bits Fields Descriptions
31:0 TBAP[31:0] Transmit buffer address pointer bits

These bits are automatically updated by TxDMA controller during operation.



## 27.4.58. DMA current receive buffer address register (ENET\_DMA\_CRBADDR)

Address offset: 0x1054 Reset value: 0x0000 0000

This register can be accessed by byte (8-bit), half-word(16-bit) or word (32-bit).

This register points to the current receive buffer address being read by the RxDMA controller.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	RBAP[31:16]														
	r														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RBAP[15:0]														

r

Bits	Fields	Descriptions
31:0	RBAP[31:0]	Receive buffer address pointer bits
		These bits are automatically updated by RxDMA controller during operation.



## 28. Universal serial bus full-speed interface (USBFS)

## 28.1. Overview

USB Full-Speed (USBFS) controller provides a USB-connection solution for portable devices. USBFS supports host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBFS contains a full-speed internal USB PHY and no more external PHY chip is needed. USBFS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol.


## 28.2. Characteristics

- Supports USB 2.0 host mode at Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s)
- Supports USB 2.0 device mode at Full-Speed(12Mb/s)
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol)
- Supports all the 4 types of transfer: control, bulk, interrupt and isochronous
- Includes a USB transaction scheduler in host mode to handle USB transaction request efficiently.
- Includes a 1.25KB FIFO RAM
- Supports 8 channels in host mode.
- Includes 2 transmit FIFOs (periodic and non-periodic) and a receive FIFO (shared by all channels) in host mode
- Includes 4 transmit FIFOs (one for each IN endpoint) and a receive FIFO (shared by all OUT endpoints) in device mode
- Supports 4 OUT and 4 IN endpoints in device mode
- Supports remote wakeup in device mode.
- Includes a Full-Speed USB PHY with OTG protocol supported.
- Time intervals of SOFs is dynamic adjustable in host mode
- SOF pulse supports output to PAD
- Supports detecting ID pin level and VBUS voltage
- Needs external component to supply power for connected USB device in host mode or OTG A-device mode.



## 28.3. Block diagram

Figure 28-1. USBFS block diagram



## 28.4. Signal description

Table 28-1. USBFS signal description

IO port	Туре	Description					
VBUS	Input	Bus power port					
DM	Input/Output	Differential D-					
DP	Input/Output	Differential D+					
ID	Innut	USB identification: Mini					
טו	Input	connector identification port					

## 28.5. Function overview

## 28.5.1. USBFS clocks and working modes

USBFS can operate as a host, a device or a DRD (Dual-Role-Device), it contains an internal full-speed PHY. The maximum speed supported by USBFS is full-speed.

The internal PHY supports Full-Speed and Low-Speed in host mode, supports Full-speed in device mode, and also supports OTG protocol with HNP and SRP. The USB clock used by the USBFS should be 48MHz. The 48MHz USB clock is generated from internal clocks in system, and its source and divider factors are configurable in RCU.


The pull-up and pull-down resistors have already been integrated into the internal PHY and they can be controlled by USBFS automatically according to the current mode (host, device



or OTG mode) and connection status. A typical connection is shown in <u>Figure 28-2.</u>

Connection with host or device mode.

Figure 28-2. Connection with host or device mode




When USBFS works in host mode (FHM bit is set and FDM bit is cleared), the VBUS is 5V power detecting pin used for voltage detection defined in USB protocol. The internal PHY cannot supply 5V VBUS power and only has some voltage comparers, charge and dis-charge circuits on VBUS line. So, if application needs USB power, an external power supply IC is needed. The VBUS connection between USBFS and the USB connector can be omitted in host mode so USBFS doesn't detect the voltage level on VBUS pin and always assumes that the 5V power is present.

When USBFS works in device mode (FHM bit is cleared and FDM bit is set), the VBUS detection circuit is decided by VBUSIG bit in USBFS\_GCCFG register. So if the device needn't detect the voltage on VBUS pin, it can be configured by setting the VBUSIG bit, then the VBUS pin can be freed for other use. Otherwise, the VBUS connection cannot be omitted, and USBFS continuously monitor the VBUS voltage and will immediately switch off the pull-up resistor on DP line once the VBUS voltage falls below the needed valid value. This will cause a disconnection.

The OTG mode connection is described in the *Figure 28-3. Connection with OTG mode*. When USBFS works in OTG mode, the FHM, FDM bits in USBFS\_GUSBCS and VBUSIG bit in USBFS\_GCCFG should be cleared. In this mode, the USBFS needs all the four pins: DM, DP, VBUS and ID, and needs to use several voltage comparers to monitor the voltage on these pins. USBFS also contains VBUS charge and discharge circuits to perform SRP request described in OTG protocol. The OTG A-device or B-device is decided by the level of ID pins. USBFS controls the pull-up or pull-down resistor during the HNP protocol.



Figure 28-3. Connection with OTG mode




#### 28.5.2. USB host function

#### **USB Host Port State**

Host application may control state of the USB port via USBFS\_HPCS register. As shown in *Figure 28-4. State transition diagram of host port*, after system initialization the USB port stays at power-off state. After PP bit is set by software, the internal USB PHY is powered on, and the USB port changes into disconnected state. After a connection is detected, USB port changes into connected state. The USB port changes into enabled state after a port reset is performed on USB bus.

Figure 28-4. State transition diagram of host port



#### Connection, Reset and Speed identification

As a USB host, USBFS will trigger a connection flag for application after a connection is



detected and will trigger a disconnection flag after a disconnection event.

PRST bit is used for USB reset sequence. Application may set this bit to start a USB reset and clear this bit to finish the USB reset. This bit only takes effect when port is at connected or enabled state.

The USBFS performs speed identification during connection, and the speed information will be reported in PS[1:0] bits in USBFS\_HPCS register. USBFS identifies the device speed by the voltage level of DM or DP. As described in USB protocol, full-speed device pulls up DP line while low-speed device pulls up DM line.

#### Suspend and resume

USBFS supports suspend state and resume operation. When USBFS port is at enabled state, writing 1 to PSP bit in USBFS\_HPCS register will cause USBFS to enter suspend state. In suspend state, USBFS stops sending SOFs on USB bus and this will cause the connected USB device to enter suspend state after 3ms. Application can set the PREM bit in USBFS\_HPCS register to start a resume sequence to wake up the suspended device and clear this bit to stop the resume sequence. The WKUPIF bit in USBFS\_GINTF will be set and the USBFS wake up interrupt will be triggered if a host in suspend state detects a remote wakeup signal.

#### SOF generate

USBFS sends SOF tokens on USB bus in host mode. As described in USB 2.0 protocol, SOF packets are generated (by the host controller or hub transaction translator) every 1ms in full-speed links.

Each time after USBFS enters into enabled state, it will send the SOF packet periodically which the time is defined in USB 2.0 protocol. While, application may adjust the length of a frame by writing FRI[15:0] in USBFS\_HFT registers. The FRI bits define the number of USB clock cycles in a frame, so it is value should be calculated based on the frequency of USB clock which is used by USBFS. The FRT[14:0] bits reflect the remaining clock cycles of the current frame and stop changing during suspend state.

USBFS is able to generate a pulse signal each SOF packet and output it to a pin. The pulse length is 12 HCLK cycle. If application desires to use this function, it needs to set SOFOEN bit in USBFS\_GCCFG register and configure the related pin registers in GPIO.

#### **USB Channels and Transactions**

USBFS includes 8 independent channels in host mode. Each channel is able to communicate with an endpoint in USB device. The transfer type, direction, packet length and other information are all configured in channel related registers such as USBFS\_HCHxCTL and USBFS\_HCHxLEN.

USBFS supports all the four kinds of transfer types: control, bulk, interrupt and isochronous. USB 2.0 protocol divides these transfers into 2 kinds: non-periodic transfer (control and bulk) and periodic transfer (interrupt and isochronous). Based on this, USBFS includes two request



queues: periodic request queue and non-periodic request queue, perform efficient transaction schedule. A request entry in a request queue described above may represent a USB transaction request or a channel operation request.

Application needs to write packet into data FIFO via AHB register interface if it wants to start an OUT transaction on USB bus. USBFS hardware will automatically generate a transaction request entry in request queue after the application writes a whole packet.

The request entries in request queue are processed in order by transaction control module. USBFS always tries to process periodic request queue first and then non-periodic request queue.

After a start of frame USBFS begins to process periodic queue until the queue is empty or bus time required by the current periodic request is not enough, and then process the non-periodic queue. This strategy ensures the bandwidth of periodic transactions in a frame. Each time the USBFS reads and pops a request entry from request queue. If this is a channel disable request, it immediately disables the channel and prepares to process the next entry.

If the current request is a transaction request and the USB bus time is enough for this transaction, USBFS will employ SIE to generate this transaction on USB bus.

When the required bus time for the current request is not enough in the current frame, and if this is a periodic request, USBFS stops processing the periodic queue and starts to process non-periodic request. If this is a non-periodic queue the USBFS will stop processing any queue and wait until the end of current frame.

#### 28.5.3. USB device function

#### **USB Device Connection**

In device mode USBFS stays at power-off state after initialization. After connecting to a USB host with 5V power supply through VBUS pin or setting VBUSIG bit in USBFS\_GCCFG register, USBFS enters into powered state. USBFS begins to switch on the pull-up resistor on DP line and thus, host side will detect a connection event.

#### **Reset and Speed-Identification**

The USB host always starts a USB reset when it detects a device connection, and USBFS in device mode will trigger a reset interrupt by hardware when it detects the reset event on USB bus.

After reset sequence, USBFS will trigger an ENUMF interrupt in USBFS\_GINTF register and reports current enumerated device speed in ES bits in USBFS\_DSTAT register, this bit field is always 11(full-speed).

As required by USB 2.0 protocol, USBFS doesn't support low-speed in device mode.

#### Suspend and Wake-up

A USB device will enter into suspend state after the USB bus stays at IDLE state and has no



change on data lines for 3ms. When USB device is in suspend state, most of its clock to save power. The USB host is able to wake up the suspended device by generating a resume signal on USB bus. When USBFS detects the resume signal, the WKUPIF flag in USBFS\_GINTF register will be set and the USBFS wake up interrupt will be trigged.

In suspend mode, USBFS is also able to remote wake up the USB bus. Software may set RWKUP bit in USBFS\_DCTL register to sends a remote wake-up signal, and if remote-wake-up is supported in USB host, the host will begin to send resume signal on USB bus.

#### **Soft Disconnection**

USBFS supports soft disconnection. After the device is powered on, USBFS will switch on the pull-up resistor on DP line so that the host can detect the connection. It is able to force a disconnection by setting the SD bit in USBFS\_DCTL register. After the SD bit is set, USBFS will directly switch off the pull-up resistor and so that USB host will detect a disconnection on USB bus.

#### SOF tracking

When USBFS receives a SOF packet on USB bus, it will trigger a SOF interrupt and begin to count the bus time using local USB clock. The frame number of the current frame is reported in FNRSOF[13:0] in USBFS\_DSTAT register. When the USB bus time reaches EOF1 or EOF2 point (End of Frame, described in USB 2.0 protocol), USBFS will trigger an EOPFIF interrupt in USBFS\_GINTF register. These flags and registers can be used to get current bus time and position information.

#### 28.5.4. OTG function overview

USBFS supports OTG function described in OTG protocol 1.3; OTG function includes SRP and HNP protocols.

#### A-Device and B-Device

A-Device is an OTG capable USB device with a Standard-A or Micro-A plug inserted into its receptacle. The A-Device supplies power to VBUS and it is host at the start of a session. B-Device is an OTG capable USB device with a Standard-B, Micro-B or Mini-B plug inserted into its receptacle, or a captive cable ending being a Standard-A plug. The B-Device is a peripheral at the start of a session. USBFS uses the voltage level of ID pin to identify A-Device or B-Device. The ID status is reported in IDPS bit in USBFS\_GOTGCS register. For the details of transfer states between A-Device and B-Device, please refer to OTG 1.3 protocol.

#### **HNP**

The Host Negotiation Protocol (HNP) allows the host function to be switched between two directly connected On-The-Go devices and eliminates the necessity of switching the cable connections for the change of control of communications between the devices. HNP will typically be initialized by the user or an application on the On-The-Go B-Device. HNP may only be implemented through the Micro-AB receptacle on a device.



Since On-The-Go devices have a Micro-AB receptacle, an On-The-Go device can default to being either a host or a device, depending upon which type of plug (Micro-A plug for host, Micro-B plug for device) is inserted. By utilizing the Host Negotiation Protocol (HNP), an On-The-Go B-Device, which is the default device, may make a request to be a host. The process for the exchange of the role to a host is described in this section. This protocol eliminates the necessity of switching the cable connection for the change of the roles of the connected devices.

When USBFS is in OTG A-Device host mode and it wants to give up its host role, it may first set PSP bit in USBFS\_HPCS register to make the USB bus enter suspend status. Then, the B-Device will enter suspend state 3ms after. If the B-Device wants to change to be a host, HNPREQ bit in USBFS\_GOTGCS register should be set and the USBFS will begin to perform HNP protocol on bus, and at last, the result of HNP is reported in HNPS bit in USBFS\_GOTGCS register. Besides, it is always available to get the current role (host or device) from COPM bit in USBFS\_GINTF register.

#### **SRP**

The Session Request Protocol (SRP) allows a B-Device to request the A-Device to turn on VBUS and start a session. This protocol allows the A-Device, which may be battery powered, to conserve power by turning VBUS off when there is no bus activity while still providing a means for the B-Device to initiate bus activity. As described in OTG protocol, an OTG device must compare VBUS voltage with several threshold values and the compare result should be reported in ASV and BSV bits in USBFS\_GOTGCS register.

Set SRPREQ bit in USBFS\_GOTGCS register to start a SRP request when USBFS is in B-Device OTG mode and USBFS will generate a success flag SRPS in USBFS\_GOTGCS register if the SRP request succeeds.

When USBFS is in OTG A-Device mode and it has detected a SRP request from a B-Device, it sets a SESIF flag in USBFS\_GINTF register. The 5V power supply for VBUS pin should be prepared to switch on after getting this flag.

#### 28.5.5. Data FIFO

The USBFS contains a 1.25K bytes data FIFO for packet data storage. The data FIFO is implemented by using an internal SRAM in USBFS.


#### **Host Mode**

In host mode, the data FIFO space is divided into 3 parts: Rx FIFO for received packet, Non-Periodic Tx FIFO for non-period transmission packet and Periodic Tx FIFO for periodic transmission packet. All IN channels shares the Rx FIFO for packets reception. All the periodic OUT channels share the periodic Tx FIFO to packets tramsmission. All the non-periodic OUT channels share the non-Periodic FIFO for transmit packets. The size and start offset of these data FIFOs should be configured using these registers: USBFS\_GRFLEN, USBFS\_HNPTFLEN and USBFS\_HPTFLEN. The *Figure 28-5. HOST mode FIFO space in* 




<u>SRAM</u> describes the structure of these FIFOs in SRAM. The values in the figure are in term of 32-bit words.

Figure 28-5. HOST mode FIFO space in SRAM



USBFS provides a special register area for the internal data FIFO reading and writing. The *Figure 28-6. Host mode FIFO access register map* describes the register memory area that the data FIFO can access. The addresses in the figure are addressed in bytes. Each channel has its own FIFO access register space, although all Non-periodic channels share the same FIFO and all the Periodic channels share the same FIFO. This is important for USBFS to know which channel the current pushed packet belongs to. Rx FIFO is also able to be accessed using USBFS\_GRSTATR/ USBFS\_GRSTATP register.

Figure 28-6. Host mode FIFO access register map




#### **Device mode**

In device mode, the data FIFO is divided into several parts: one Rx FIFO, and 4 Tx FIFOs (one for each IN endpoint). All the OUT endpoints share the Rx FIFO for receiving packets.



The size and start offset of these data FIFOs should be configured using USBFS\_GRFLEN and USBFS\_DIEPxTFLEN (x=0...3) registers. The <u>Figure 28-7. Device mode FIFO space in SRAM</u> describes the structure of these FIFOs in SRAM. The values in the figure are in term of 32-bit words.

Figure 28-7. Device mode FIFO space in SRAM



USBFS provides a special register area for the internal data FIFO reading and writing. The *Figure 28-8. Device mode FIFO access register map* describes the register memory area that the data FIFO can access. The addresses in the figure are addressed in bytes. Each endpoint has its own FIFO access register space. Rx FIFO is also able to be accessed using



USBFS\_GRSTATR/USBFS\_GRSTATP register.

Figure 28-8. Device mode FIFO access register map



:

4000h-4FFFh

IEP3 FIFO Write/Read

## 28.5.6. Operation guide

This section describes the advised operation guide for USBFS.

#### Host mode

#### Global register initialization sequence

- 1. Program USBFS\_GAHBCS register according to application's demand, such as the TxFIFO's empty threshold, etc. GINTEN bit should be kept cleared at this time.
- Program USBFS\_GUSBCS register according to application's demand, such as: the operation mode (host, device or OTG) and some parameters of OTG and USB protocols.
- 3. Program USBFS GCCFG register according to application's demand.
- 4. Program USBFS\_GRFLEN, USBFS\_HNPTFLEN\_DIEP0TFLEN and USBFS\_HPTFLEN register to configure the data FIFOs according to application's demand.
- Program USBFS\_GINTEN register to enable Mode Fault and Host Port interrupt and set GINTEN bit in USBFS\_GAHBCS register to enable global interrupt.
- 6. Program USBFS\_HPCS register and set PP bit.
- 7. Wait for a device's connection, and once a device is connected, the connection interrupt PCD in USBFS\_HPCS register will be triggered. Then set PRST bit to perform a port reset. Wait for at least 10ms and then clear PRST bit.
- 8. Wait PEDC interrupt in USBFS\_HPCS register and then read PE bit to ensure that the port is successfully enabled. Read PS [1:0] bits to get the connected device's speed and



then program USBFS\_HFT register to change the SOF interval if needed.

#### Channel initialization and enable sequence

- 1. Program USBFS\_HCHxCTL registers with desired transfer type, direction, packet size, etc. Ensure that CEN and CDIS bits keep cleared during configuration.
- 2. Program USBFS\_HCHxINTEN register. Set the desired interrupt enable bits.
- 3. Program USBFS\_HCHxLEN register. PCNT is the number of packets in a transfer and TLEN is the total byte number of all the transmitted or received packets in a transfer.

For OUT channel: If PCNT=1, the single packet's size is equal to TLEN. If PCNT>1, the former PCNT-1 packets are considered as max-packet-length packets whose size are defined by MPL field in USBFS\_HCHxCTL register, and the last packet's size is calculated based on PCNT, TLEN and MPL. If software wants to send out a zero-length packet, it should program TLEN=0, PCNT=1.

For IN channel: Because the application doesn't know the actual received data size before the IN transaction finishes, TLEN can be set to a maximum possible value supported by Rx FIFO.

4. Set CEN bit in USBFS\_HCHxCTL register to enable the channel.

#### Channel disable sequence

Software can disable the channel by setting both CEN and CDIS bits at the same time. USBFS will generate a channel disable request entry in request queue after the register setting operation. When the request entry reaches the top of request queue, it is processed by USBFS immediately:

For OUT channels, the specified channel will be disabled immediately. Then, a CH flag will be generated and the CEN and CDIS bits will be cleared by USBFS.

For IN channels, USBFS pushes a channel disable status entry into Rx FIFO. Software should then handle the Rx FIFO not empty event: read and pop this status entry, then, a CH flag will be generated and the CEN and CDIS bits will be cleared.

#### IN transfers operation sequence

- 1. Initialize USBFS global registers.
- 2. Initialize the channel.
- 3. Enable the channel.
- 4. After the IN channel is enabled by software, USBFS generates an Rx request entry in the corresponding request queue.
- When the Rx request entry reaches the top of the request queue, USBFS begins to process this request entry. If bus time for the IN transaction indicated by the request entry is enough, USBFS starts the IN transaction on USB bus.



- If the IN transaction finishes successfully (ACK handshake received), USBFS pushes the received data packet into the Rx FIFO and triggers ACK flag. Otherwise, the status flag (NAK) reports the transaction result.
- 7. If the IN transaction described in step 5 is successful and PCNT is larger than 1 in step2, return to step 3 and continues to receive the remaining packets. If the IN transaction described in step 5 is not successful, return to step 3 to re-receive the packet again.
- 8. After all the transactions in a transfer are successfully received on USB bus, USBFS pushes a TF status entry into the Rx FIFO on top of the last packet data. Thus after reading and poping all the received data packet, the TF status entry is need, USBFS generates TF flag to indicate that the transfer successfully finishes.
- 9. Disable the channel. Now the channel is in IDLE state and is ready for other transfers.

#### **OUT transfers operation sequence**

- 1. Initialize USBFS global registers.
- Initialize and enable the channel.
- 3. Write a packet into the channel's Tx FIFO (Periodic Tx FIFO or non-periodic Tx FIFO). After the whole packet data is written into the FIFO, USBFS generates a Tx request entry in the corresponding request queue and decreases the TLEN field in USBFS\_HCHxLEN register by the written packet's size.
- 4. When the request entry reaches the top of the request queue, USBFS begins to process this request entry. If bus time for the transaction indicated by the request entry is enough, USBFS starts the OUT transaction on USB bus.
- 5. When the OUT transaction indicated by the request entry finishes on USB bus, PCNT in USBFS\_HCHxLEN register is decreased by 1. If the transaction finishes successfully (ACK handshake received), the ACK flag is triggered. Otherwise, the status flag (NAK) reports the transaction result.
- If the OUT transaction described in step 5 is successful and PCNT is larger than 1 in step2, return to step 3 and continues to send the remaining packets. If the OUT transaction described in step 5 is not successful, return to step 3 to resend the packet again.
- 7. After all the transactions in a transfer are successfully sent on USB bus, USBFS generates TF flag to indicate that the transfer successfully finishes.
- 8. Disable the channel. Now the channel is in IDLE state and is ready for other transfers.

#### **Device mode**

#### Global register initialization sequence

1. Program USBFS\_GAHBCS register according to application's demand, such as the TxFIFO's empty threshold, etc. GINTEN bit should be kept cleared at this time.



- 2. Program USBFS\_GUSBCS register according to application's demand, such as: the operation mode (host, device or OTG) and some parameters of OTG and USB protocols.
- 3. Program USBFS\_GCCFG register according to application's demand.
- 4. Program USBFS\_GRFLEN, USBFS\_HNPTFLEN\_DIEP0TFLEN, USBFS\_DIEPxTFLEN register to configure the data FIFOs according to application's demand.
- 5. Program USBFS\_GINTEN register to enable Mode Fault, Suspend, SOF, Enumeration Done and USB Reset interrupt and then, set GINTEN bit in USBFS\_GAHBCS register to enable global interrupt.
- 6. Program USBFS\_DCFG register according to application's demand, such as the device address, etc.
- 7. After the device is connected to a host, the host will perform port reset on USB bus and this will trigger the RST interrupt in USBFS\_GINTF register.
- 8. Wait for ENUMF interrupt in USBFS\_GINTF register.

#### Endpoint initialization and enable sequence

- 1. Program USBFS\_DIEPxCTL or USBFS\_DOEPxCTL register with desired transfer type, packet size, etc.
- 2. Program USBFS\_DIEPINTEN or USBFS\_DOEPINTEN register. Set the desired interrupt enable bits.
- Program USBFS\_DIEPxLEN or USBFS\_DOEPxLEN register. PCNT is the number of packets in a transfer and TLEN is the total byte number of all the transmitted or received packets in a transfer.

For IN endpoint: If PCNT=1, the single packet's size is equal to TLEN. If PCNT>1, the former PCNT-1 packets are considered as max-packet-length packets whose size are defined by MPL field in USBFS\_DIEPxCTL register, and the last packet's size is calculated based on PCNT, TLEN and MPL. If a zero-length packet is required to be sent, it should program TLEN=0, PCNT=1.

For OUT endpoint: Because the application doesn't know the actual received data size before the OUT transaction finishes, TLEN can be set to a maximum possible value supported by Rx FIFO.

4. Set EPEN bit in USBFS\_DIEPxCTL or USBFS\_DOEPxCTL register to enable the endpoint.

#### **Endpoint disable sequence**

The endpoint can be disabled anytime when the EPEN bit in USBFS\_DIEPxCTL or USBFS\_DOEPxCTL registers is cleared.

#### IN transfers operation sequence



- 1. Initialize USBFS global registers.
- 2. Initialize and enable the IN endpoint.
- Write packets into the endpoint's Tx FIFO. Each time a data packet is written into the FIFO, USBFS decreases the TLEN field in USBFS\_DIEPxLEN register by the written packet's size.
- 4. When an IN token received, USBFS transmits the data packet, and after the transaction finishes on USB bus, PCNT in USBFS\_DIEPxLEN register is decreased by 1. If the transaction finishes successfully (ACK handshake received), the ACK flag is triggered. Otherwise, the status flags report the transaction result.
- After all the data packets in a transfer are successfully sent on USB bus, USBFS generates TF flag to indicate that the transfer successfully finishes and disables the IN endpoint.

#### **OUT transfers operation sequence**

- 1. Initialize USBFS global registers.
- 2. Initialize the endpoint and enable the endpoint.
- 3. When an OUT token received, USBFS receives the data packet or response with an NAK handshake based on the status of Rx FIFO and register configuration. If the transaction finishes successfully (USBFS receives and saves the data packet into Rx FIFO successfully and sends ACK handshake on USB bus), PCNT in USBFS\_DOEPxLEN register is decreased by 1 and the ACK flag is triggered, otherwise, the status flags report the transaction result.
- 4. After all the data packets in a transfer are successfully received on USB bus, USBFS pushes a TF status entry into the Rx FIFO on top of the last packet data. Thus after reading and poping all the received data packet, the TF status entry is read, USBFS generates TF flag to indicate that the transfer successfully finishes and disables the OUT endpoint.

## 28.6. Interrupts

USBFS has two interrupts: global interrupt and wake-up interrupt.

The source flags of the global interrupt are readable in USBFS\_GINTF register and are listed in the *Table 28-2. USBFS global interrupt*.

Table 28-2. USBFS global interrupt

Interrupt Flag	Description	Operation Mode				
SESIF	Session interrupt	Host or device mode				
DISCIF	Disconnect interrupt flag	Host Mode				
IDPSC	ID pin status change	Host or device mode				



# GD32A490 User Manual

Interrupt Flag	Description	Operation Mode
PTXFEIF	Periodic Tx FIFO empty interrupt flag	Host Mode
HCIF	Host channels interrupt flag	Host Mode
HPIF	Host port interrupt flag	Host Mode
ISOONCIF/PXNCI	Periodic transfer Not Complete Interrupt flag	Host or device mode
F	/Isochronous OUT transfer Not Complete	
	Interrupt Flag	
ISOINCIF	Isochronous IN transfer Not Complete	Device mode
	Interrupt Flag	
OEPIF	OUT endpoint interrupt flag	Device mode
IEPIF	IN endpoint interrupt flag	Device mode
EOPFIF	End of periodic frame interrupt flag	Device mode
ISOOPDIF	Isochronous OUT packet dropped interrupt	Device mode
	flag	
ENUMF	Enumeration finished	Device mode
RST	USB reset	Device mode
SP	USB suspend	Device mode
ESP	Early suspend	Device mode
GONAK	Global OUT NAK effective	Device mode
GNPINAK	Global IN Non-Periodic NAK effective	Device mode
NPTXFEIF	Non-Periodic Tx FIFO empty interrupt flag	Host Mode
RXFNEIF	Rx FIFO non-empty interrupt flag	Host or device mode
SOF	Start of frame	Host or device mode
OTGIF	OTG interrupt flag	Host or device mode
MFIF	Mode fault interrupt flag	Host or device mode

Wake-up interrupt can be triggered when USBFS is in suspend state, even when the USBFS's clocks are stopped. The source of the wake-up interrupt is WKUPIF bit in USHBS\_GINTF register.



## 28.7. Register definition


USBFS start address: 0x5000 0000

## 28.7.1. USBFS global registers

## Global OTG control and status register (USBFS\_GOTGCS)

Address offset: 0x0000 Reset value: 0x0000 0800

This register has to be accessed by word (32-bit)



Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19	BSV	B-Session Valid (described in OTG protocol).
		0: Vbus voltage level of a OTG B-Device is below VBSESSVLD
		1: Vbus voltage level of a OTG B-Device is not below VBSESSVLD
		Note: Only accessible in OTG B-Device mode.
18	ASV	A- Session valid
		A-host mode transceiver status.
		0: Vbus voltage level of a OTG A-Device is below VASESSVLD
		1: Vbus voltage level of a OTG A-Device is below VASESSVLD
		The A-Device is the default host at the start of a session.
		Note: Only accessible in OTG A-Device mode.
17	DI	Debounce interval
		Debounce interval of a detected connection.
		0: Indicates the long debounce interval, when a plug-on and connection occurs on
		USB bus
		1: Indicates the short debounce interval, when a soft connection is used in HNP
		protocol.
		protocol.

Giaal	)evice

		OBOZA (100 OCCI Marida)
_		Note: Only accessible in host mode.
16	IDPS	ID pin status  Voltage level of connector ID pin  0: USBFS is in A-Device mode  1: USBFS is in B-Device mode  Note: Accessible in both device and host modes.
15:12	Reserved	Must be kept at reset value.
11	DHNPEN	Device HNP enable Enable the HNP function of a B-Device. If this bit is cleared, USBFS doesn't start HNP protocol when application set HNPREQ bit in USBFS_GOTGCS register. 0: HNP function is not enabled. 1: HNP function is enabled Note: Only accessible in device mode.
10	HHNPEN	Host HNP enable Enable the HNP function of an A-Device. If this bit is cleared, USBFS doesn't response to the HNP request from B-Device.  0: HNP function is not enabled.  1: HNP function is enabled  Note: Only accessible in host mode.
9	HNPREQ	HNP request This bit is set by software to start a HNP on the USB. This bit can be cleared when HNPEND bit in USBFS_GOTGINTF register is set, by writing zero to it, or clearing the HNPEND bit in USBFS_GOTGINTF register.  0: Don't send HNP request 1: Send HNP request Note: Only accessible in device mode.
8	HNPS	HNP successes This bit is set by the core when HNP succeeds, and this bit is cleared when HNPREQ bit is set. 0: HNP fails 1: HNP succeeds Note: Only accessible in device mode.
7:2	Reserved	Must be kept at reset value.
1	SRPREQ	SRP request This bit is set by software to start a SRP on the USB. This bit can be cleared when SRPEND bit in USBFS_GOTGINTF register is set, by writing zero to it, or clearing the SRPEND bit in USBFS_GOTGINTF register.  0: No session request 1: Session request



Note: Only accessible in device mode.

0 SRPS SRP success

This bit is set by the core when SRP succeeds, and this bit is cleared when

SRPREQ bit is set.

0: SRP fails

1: SRP succeeds

Note: Only accessible in device mode.

## Global OTG interrupt flag register (USBFS\_GOTGINTF)

Address offset: 0x0004 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								DF	ADTO	HNPDET	Reserved			
												rc_w1	rc_w1	rc_w1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				HNPEND	SRPEND			Reserved			SESEND	Reserved			
						rc_w1	rc_w1						rc_w1		

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19	DF	Debounce finish
		Set by USBFS when the debounce during device connection is done.
		Note: Only accessible in host mode.
18	ADTO	A-Device timeout
		Set by USBFS when the A-Device's waiting for a B-Device' connection has timed
		out.
		Note: Accessible in both device and host modes.
17	HNPDET	Host negotiation request detected
		Set by USBFS when A-Device detects a HNP request.
		Note: Accessible in both device and host modes.
16:10	Reserved	Must be kept at reset value.
9	HNPEND	HNP end
		Set by the core when a HNP ends. Read the HNPS in USBFS_GOTGCS register



GigaDevic	e									GD	32A <sup>2</sup>	<del>190 (</del>	Jser	iviar	<u>ıuaı</u>
					-		ult of HN		ice and	hoet mo	dos				
							ible III c	Olii dev	ice and	nost mo	ues.				
8		SRPE	ND		SRPE										
					Set by the core when a SRP ends. Read the SRPS in USBFS_GOTGCS register										
					to get the result of SRP.  Note: Accessible in both device and host modes.										
					NOTE: Accessible in both device and host modes.										
7:3		Reserv	ed		Must be kept at reset value.										
2		SESEN	ND		Sessio	n end									
					Set by the core when VBUS voltage is below Vb_ses_vld.										
1:0		Reserv	ed		Must be kept at reset value.										
		Glob	al AHI	3 con	trol an	d sta	tus re	gister	(USBF	S_GA	HBC	3)			
		Addre	ss offs	et: 0x0	800										
		Reset	value:	0x000	0000										
		This r	egister	has to	be acc	essed	by wo	rd (32-	bit)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								77							
								Reserved							
								۵							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			<b>况</b> ♀				PT	ਰ			₽ e				<u> </u>
			Reserved				PTXFTH	TXFTH			Reserved				GINTEN

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8	PTXFTH	Periodic Tx FIFO threshold
		0: PTXFEIF will be triggered when the periodic transmit FIFO is half empty
		1: PTXFEIF will be triggered when the periodic transmit FIFO is completely empty
		Note: Only accessible in host mode.
7	TXFTH	Tx FIFO threshold
		Device mode:
		0: TXFEIF will be triggered when the IN endpoint transmit FIFO is half empty
		1: TXFEIF will be triggered when the IN endpoint transmit FIFO is completely
		empty
		Host mode:



0: NPTXFEIF will be triggered when the non-periodic transmit FIFO is half empty
1: NPTXFEIF will be triggered when the non-periodic transmit FIFO is completely empty

6:1 Reserved Must be kept at reset value.

0 GINTEN Global interrupt enable
0: Global interrupt is not enabled.
1: Global interrupt is enabled.
Note: Accessible in both device and host modes.

## Global USB control and status register (USBFS\_GUSBCS)


Address offset: 0x000C Reset value: 0x0000 0A80

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	FDM	FHM							Reserved						
	rw	rw							rw						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			011[3:0]	17773		HNPCEN	SRPCEN			Reserved				TOC[2:0]	
			r	w		r/rw	r/rw							rw	

Ві	ts Fields	Descriptions
31	Reserved	Must be kept at reset value.
30	FDM	Force device mode  Setting this bit will force the core to device mode irrespective of the USBFS ID
		input pin.
		0: Normal mode
		1: Device mode
		The application must wait at least 25 ms for the change taking effect after setting
		the force bit.
		Note: Accessible in both device and host modes.
29	FHM	Force host mode
		Setting this bit will force the core to host mode irrespective of the USBFS ID input
		pin.
		0: Normal mode



GigaDevice						GD.	3ZA4	190 C	Jser	iviaii	uai					
		1: Host mode														
		The application	n must v	vait at lea	ast 25 ı	ms for th	ne chan	ge takir	g effect	after se	etting					
		the force bit.														
		Note: Access	ible in bo	th device	e and h	ost mod	des.									
28:14	Reserved	Must be kept	at reset \	/alue.												
13:10	UTT[3:0]	USB turnarou	nd time													
		Turnaround ti	me in PH	IY clocks	S.											
		Note: Only ac	cessible	in device	e mode	<del>)</del> .										
9	HNPCEN	HNP capabilit	y enable													
		Controls whet	her the H	HNP cap	ability i	s enable	ed									
		0: HNP capab	ility is dis	sabled												
		1: HNP capab	ility is er	abled												
		Note: Access	ible in bo	th device	e and h	ost mod	des.									
8	SRPCEN	SRP capabilit	y enable													
		Controls whet	her the S	SRP capa	ability is	s enable	ed									
		0: SRP capab	ility is dis	sabled												
		1: SRP capab	1: SRP capability is enabled													
		Note: Access	ible in bo	th device	e and h	ost mod	des.									
7:3	Reserved	Must be kept	at reset \	/alue.												
2:0	TOC[2:0]	Timeout calib	ration													
		USBFS alway	s uses ti	me-out v	alue re	equired i	n USB	2.0 whe	n waitin	g for a	packet.					
		Application m	ay use T	OC [2:0]	to add	the val	ue is in	terms o	f PHY c	lock. (T	he					
		frequency of F	PHY cloc	k is 48M	Hz.)											
		,														
	Global reset co	ntrol registe	r (USB	FS_GF	RSTC	TL)										
	Address offset: 0x															
	Reset value: 0x80	000 0000														
	The application us	ses this reaiste	r to rese	et variou	ıs harc	lware f	eatures	s inside	the co	re.						
	This register has	_														
31 30	29 28 27	26 25	24	23	22	21	20	19	18	17	16					
			7	1												
			Xesserved													
			G	L												
15 14	13 12 11	10 9	8	7	6	5	4	3	2	1	0					
	Rese		XFNL			TXFF	RXFF	Rese	HFC	HCSRST	CSRST					
	Reserved		TXFNUM[4:0]			Ĥ	Ĥ	Reserved	HFCRST	RST	TSF					
			2													





rs rs rs rs

Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10:6	TXFNUM[4:0]	Tx FIFO number Indicates which Tx FIFO will be flushed when TXFF bit in the same register is set.
		Host Mode:
		00000: Only non-periodic Tx FIFO is flushed
		00001: Only periodic Tx FIFO is flushed
		1XXXX: Both periodic and non-periodic Tx FIFOs are flushed
		Other: Non data FIFO is flushed
		Device Mode:
		00000: Only Tx FIFO0 is flushed
		00001: Only Tx FIFO1 is flushed
		···
		00011: Only Tx FIFO3 is flushed
		1XXXX: All Tx FIFOs are flushed
		Other: Non data FIFO is flushed
5	TXFF	Tx FIFO flush
		Application set this bit to flush data Tx FIFOs and TXFNUM[4:0] bits decide the
		FIFO number to be flushed. Hardware automatically clears this bit after the flush
		process completes. After setting this bit, application should wait until this bit is
		cleared before any other operation on USBFS.
		Note: Accessible in both device and host modes.
4	RXFF	Rx FIFO flush
		Application set this bit to flush data Rx FIFO. Hardware automatically clears this
		bit after the flush process completes. After setting this bit, application should wait
		until this bit is cleared before any other operation on USBFS.
		Note: Accessible in both device and host modes.
3	Reserved	Must be kept at reset value.
2	HFCRST	Host frame counter reset
		Set by the application to reset the frame number counter in USBFS. After this bit is
		set, the frame number of the following SOF returns to 0. Hardware automatically
		clears this bit after the reset process completes. After setting this bit, application
		should wait until this bit is cleared before any other operation on USBFS.
		Note: Only accessible in host mode.
1	HCSRST	HCLK soft reset
		Set by the application to reset AHB clock domain circuit.
		Hardware automatically clears this bit after the reset process completes. After
		setting this bit, application should wait until this bit is cleared before any other
		operation on USBFS.
		040



Note: Accessible in both device and host modes.

0 CSRST

Core soft reset

Resets the AHB and USB clock domains circuits, as well as most of the registers.

## Global interrupt flag register (USBFS\_GINTF)

Address offset: 0x0014 Reset value: 0x0400 0021

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	WKUPIF	SESIF	DISCIF	IDPSC	Reserved.	PTXFEIF	HCIF	HPIF	Reserved	1	PXNCIF/ ISOONCIF	ISOINCIF	OEPIF	IEPIF	Reserved	
-	rc_w1	rc_w1	rc_w1	rc_w1		r	r	r			rc_w1	rc_w1	r	r		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EOPFIF	ISOOPDIF	ENUMF	RST	SP	ESP	Reserved		GONAK	GNPINAK	NPTXFEIF	RXFNEIF	SOF	OTGIF	MFIF	СОРМ
	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1			ŗ	r	r	r	rc_w1	r	rc_w1	r

Bits	Fields	Descriptions
31	WKUPIF	Wakeup interrupt flag
		This interrupt is triggered when a resume signal (in device mode) or a remote
		wakeup signal (in host mode) is detected on the USB.
		Note: Accessible in both device and host modes.
30	SESIF	Session interrupt flag
		This interrupt is triggered when a SRP is detected (in A-Device mode) or V <sub>BUS</sub>
		becomes valid for a B- Device (in B-Device mode).
		Note: Accessible in both device and host modes.
29	DISCIF	Disconnect interrupt flag
		This interrupt is triggered after a device disconnection.
		Note: Only accessible in host mode.
28	IDPSC	ID pin status change
		Set by the core when ID status changes.
		Note: Accessible in both device and host modes.
27	Reserved	Must be kept at reset value.
26	PTXFEIF	Periodic Tx FIFO empty interrupt flag
		This interrupt is triggered when the periodic transmit FIFO is either half or
		completely empty. The threshold is determined by the periodic Tx FIFO empty



	P.
Giaal	Device

Gigubevice		GD32A490 USEI Wallual
		level bit (PTXFTH) in the USBFS_GAHBCS register.
		Note: Only accessible in host mode.
25	HCIF	Host channels interrupt flag Set by USBFS when one of the channels in host mode has raised an interrupt. First read USBFS_ HACHINT register to get the channel number, and then read the corresponding USBFS_HCHxINTF register to get the flags of the channel that cause the interrupt. This bit will be automatically cleared after the respective channel's flags which cause channel interrupt are cleared.  Note: Only accessible in host mode.
24	HPIF	Host port interrupt flag  Set by the core when USBFS detects that port status changes in host mode.  Software should read USBFS_HPCS register to get the source of this interrupt.  This bit will be automatically cleared after the flags that causing a port interrupt are cleared.  Note: Only accessible in host mode.
23:22	Reserved	Must be kept at reset value.
21	PXNCIF	Periodic transfer Not Complete Interrupt flag USBFS sets this bit when there are periodic transactions for current frame not completed at the end of frame. (Host mode)
	ISOONCIF	Isochronous OUT transfer Not Complete Interrupt Flag At the end of a periodic frame (defined by EOPFT bit in USBFS_DCFG), USBFS will set this bit if there are still isochronous OUT endpoints for that not completed transactions. (Device Mode)
20	ISOINCIF	Isochronous IN transfer Not Complete Interrupt Flag At the end of a periodic frame (defined by EOPFT [1:0] bits in USBFS_DCFG), USBFS will set this bit if there are still isochronous IN endpoints for that not completed transactions. (Device Mode) Note: Only accessible in device mode.
19	OEPIF	OUT endpoint interrupt flag  Set by USBFS when one of the OUT endpoints in device mode has raised an interrupt. Software should first read USBFS_DAEPINT register to get the device number, and then read the corresponding USBFS_DOEPxINTF register to get the flags of the endpoint that cause the interrupt. This bit will be automatically cleared after the respective endpoint's flags which cause this interrupt are cleared.  Note: Only accessible in device mode.
18	IEPIF	IN endpoint interrupt flag  Set by USBFS when one of the IN endpoints in device mode has raised an interrupt. Software should first read USBFS_DAEPINT register to get the device number, and then read the corresponding USBFS_DIEPxINTF register to get the flags of the endpoint that cause the interrupt. This bit will be automatically cleared  942



digabevice	<u>'</u>	ODSZA+90 OSEI Maridar
		after the respective endpoint's flags which cause this interrupt are cleared.
		Note: Only accessible in device mode.
17:16	Reserved	Must be kept at reset value.
15	EOPFIF	End of periodic frame interrupt flag
		When USB bus time in a frame reaches the value defined by EOPFT [1:0] bits in
		USBFS_DCFG register, USBFS sets this flag.
		Note: Only accessible in device mode.
14	ISOOPDIF	Isochronous OUT packet dropped interrupt flag
		USBFS set this bit if it receives an isochronous OUT packet but cannot save it into
		Rx FIFO because the FIFO doesn't have enough space.
		Note: Only accessible in device mode.
13	ENUMF	Enumeration finished
		USBFS sets this bit after the speed enumeration finishes. Read USBFS_DSTAT
		register to get the current device speed.
		Note: Only accessible in device mode.
12	RST	USB reset
		USBFS sets this bit when it detects a USB reset signal on bus.
		Note: Only accessible in device mode.
11	SP	USB suspend
		USBFS sets this bit when it detects that the USB bus is idle for 3 ms and enters
		suspend state.
		Note: Only accessible in device mode.
10	ESP	Early suspend
		USBFS sets this bit when it detects that the USB bus is idle for 3 ms.
		Note: Only accessible in device mode.
9:8	Reserved	Must be kept at reset value.
7	GONAK	Global OUT NAK effective
		Write 1 to SGONAK bit in the USBFS_DCTL register and USBFS will set GONAK
		flag after the writing to SGONAK takes effect.
		Note: Only accessible in device mode.
6	GNPINAK	Global Non-Periodic IN NAK effective
		Write 1 to SGINAK bit in the USBFS_DCTL register and USBFS will set GNPINAK
		flag after the writing to SGINAK takes effect.
		Note: Only accessible in device mode.
5	NPTXFEIF	Non-Periodic Tx FIFO empty interrupt flag
		This interrupt is triggered when the non-periodic transmit FIFO is either half or
		completely empty. The threshold is determined by the non-periodic Tx FIFO empty
		level bit (TXFTH) in the USBFS_GAHBCS register.



Note: Only accessible in host mode. **RXFNEIF** Rx FIFO non-empty interrupt flag 4 USBFS sets this bit when there is at least one packet or status entry in the Rx FIFO. Note: Accessible in both host and device modes. 3 SOF Start of frame Host Mode: USBFS sets this bit when it prepares to transmit a SOF or Keep-Alive on USB bus. Software can clear this bit by writing 1. Device Mode: USBFS sets this bit after it receives a SOF token. The application can read the Device Status register to get the current frame number. Software can clear this bit by writing 1. Note: Accessible in both host and device modes. 2 **OTGIF** OTG interrupt flag USBFS sets this bit when the flags in USBFS\_GOTGINTF register generate an interrupt. Software should read USBFS\_GOTGINTF register to get the source of this interrupt. This bit is cleared after the flags in USBFS\_GOTGINTF causing this interrupt are cleared. Note: Accessible in both host and device modes. **MFIF** Mode fault interrupt flag USBFS sets this bit when software operates host-only register in device mode, or operates device-mode in host mode. These fault operations won't take effect. Note: Accessible in both host and device modes. COPM Current operation mode 0: Device mode 1: Host mode Note: Accessible in both host and device modes.

#### Global interrupt enable register (USBFS\_GINTEN)

Address offset: 0x0018 Reset value: 0x0000 0000

This register works with the global interrupt flag register (USBFS\_GINTF) to interrupt the application. When an interrupt enable bit is disabled, the interrupt associated with that bit is not generated. However, the global Interrupt flag register bit corresponding to that interrupt is still set.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
WKUPIE	SESIE	DISCIE	IDPSCIE	Reserved.	PTXFEIE	HCIE	HPIE	Reserved		PXNCIE/	ISOINCIE	OEPIE	IEPIE	Reserved	



rw	rw	rw	rw		rw	rw	r			rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EOPFIE	ISOOPDIE	ENUMFIE	RSTIE	SPIE	ESPIE	Reserved		GONAKIE	GNPINAKIE	NPTXFEIE	RXFNEIE	SOFIE	OTGIE	MFIE	Reserved
rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw	rw	

Bits	Fields	Descriptions
31	WKUPIE	Wakeup interrupt enable
		0: Disable wakeup interrupt
		1: Enable wakeup interrupt
		Note: Accessible in both host and device modes.
30	SESIE	Session interrupt enable
		0: Disable session interrupt
		1: Enable session interrupt
		Note: Accessible in both host and device modes.
29	DISCIE	Disconnect interrupt enable
		0: Disable disconnect interrupt
		1: Enable disconnect interrupt
		Note: Only accessible in device mode.
28	IDPSCIE	ID pin status change interrupt enable
		0: Disable connector ID pin status interrupt
		1: Enable connector ID pin status interrupt
		Note: Accessible in both host and device modes.
27	Reserved	Must be kept at reset value.
26	PTXFEIE	Periodic Tx FIFO empty interrupt enable
		0: Disable periodic Tx FIFO empty interrupt
		1: Enable periodic Tx FIFO empty interrupt
		Note: Only accessible in host mode.
25	HCIE	Host channels interrupt enable
		0: Disable host channels interrupt
		1: Enable host channels interrupt
		Note: Only accessible in host mode.
24	HPIE	Host port interrupt enable
		0: Disable host port interrupt
		1: Enable host port interrupt
		Note: Only accessible in host mode.
23:22	Reserved	Must be kept at reset value.



		<u> </u>
21	PXNCIE	Periodic transfer not complete Interrupt enable
		0: Disable periodic transfer not complete interrupt
		1: Enable periodic transfer not complete interrupt
		Note: Only accessible in host mode.
	ISOONCIE	Isochronous OUT transfer not complete interrupt enable
		0: Disable isochronous OUT transfer not complete interrupt
		1: Enable isochronous OUT transfer not complete interrupt
		Note: Only accessible in device mode.
20	ISOINCIE	Isochronous IN transfer not complete interrupt enable
		0: Disable isochronous IN transfer not complete interrupt
		1: Enable isochronous IN transfer not complete interrupt
		Note: Only accessible in device mode.
19	OEPIE	OUT endpoints interrupt enable
		0: Disable OUT endpoints interrupt
		1: Enable OUT endpoints interrupt
		Note: Only accessible in device mode.
18	IEPIE	IN endpoints interrupt enable
		0: Disable IN endpoints interrupt
		1: Enable IN endpoints interrupt
		Note: Only accessible in device mode.
17:16	Reserved	Must be kept at reset value.
15	EOPFIE	End of periodic frame interrupt enable
		0: Disable end of periodic frame interrupt
		1: Enable end of periodic frame interrupt
		Note: Only accessible in device mode.
14	ISOOPDIE	Isochronous OUT packet dropped interrupt enable
		0: Disable isochronous OUT packet dropped interrupt
		1: Enable isochronous OUT packet dropped interrupt
		Note: Only accessible in device mode.
13	ENUMFIE	Enumeration finish enable
		0: Disable enumeration finish interrupt
		1: Enable enumeration finish interrupt
		Note: Only accessible in device mode.
12	RSTIE	USB reset interrupt enable
		0: Disable USB reset interrupt
		1: Enable USB reset interrupt
		Note: Only accessible in device mode.
11	SPIE	USB suspend interrupt enable
		0: Disable USB suspend interrupt





		1: Enable USB suspend interrupt
		Note: Only accessible in device mode.
10	ESPIE	Early suspend interrupt enable
		0: Disable early suspend interrupt
		1: Enable early suspend interrupt
		Note: Only accessible in device mode.
9:8	Reserved	Must be kept at reset value.
7	GONAKIE	Global OUT NAK effective interrupt enable
		0: Disable global OUT NAK interrupt
		1: Enable global OUT NAK interrupt
		Note: Only accessible in device mode.
6	GNPINAKIE	Global non-periodic IN NAK effective interrupt enable
		0: Disable global non-periodic IN NAK effective interrupt
		1: Enable global non-periodic IN NAK effective interrupt
		Note: Only accessible in device mode.
5	NPTXFEIE	Non-periodic Tx FIFO empty interrupt enable
		0: Disable non-periodic Tx FIFO empty interrupt
		1: Enable non-periodic Tx FIFO empty interrupt
		Note: Only accessible in Host mode.
4	RXFNEIE	Receive FIFO non-empty interrupt enable
		0: Disable receive FIFO non-empty interrupt
		1: Enable receive FIFO non-empty interrupt
		Note: Accessible in both device and host modes.
3	SOFIE	Start of frame interrupt enable
		0: Disable start of frame interrupt
		1: Enable start of frame interrupt
		Note: Accessible in both device and host modes.
2	OTGIE	OTG interrupt enable
		0: Disable OTG interrupt
		1: Enable OTG interrupt
		Note: Accessible in both device and host modes.
1	MFIE	Mode fault interrupt enable
		0: Disable mode fault interrupt
		1: Enable mode fault interrupt
		Note: Accessible in both device and host modes.
0	Reserved	Must be kept at reset value.



# Global receive status read/receive status read and pop registers (USBFS\_GRSTATR/USBFS\_GRSTATP)

Address offset for Read: 0x001C Address offset for Pop: 0x0020 Reset value: 0x0000 0000

A read to the receive status read register returns the entry of the top of the Rx FIFO. A read to the Receive status read and pop register additionally pops the top entry out of the Rx FIFO.

The entries in RxFIFO have different meanings in host and device modes. Software should only read this register after when Receive FIFO non-empty interrupt flag bit of the global interrupt flag register (RXFNEIF bit in USBFS\_GINTF) is triggered.

This register has to be accessed by word (32-bit)

#### Host mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved							71070-[3:0]			DPID
													r		r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DPID						BCOUNT[10:0]							CNOM(3:0)		

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20:17	RPCKST[3:0]	Received packet status
		0010: IN data packet received
		0011: IN transfer completed (generates an interrupt if poped)
		0101: Data toggle error (generates an interrupt if poped)
		0111: Channel halted (generates an interrupt if poped)
		Others: Reserved
16:15	DPID[1:0]	Data PID
		The Data PID of the received packet
		00: DATA0
		10: DATA1
		Others: Reserved
14:4	BCOUNT[10:0]	Byte count



The byte count of the received IN data packet.

3:0 CNUM[3:0] Channel number

The channel number to which the current received packet belongs.

#### Device mode:

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Reserved							אָרָרָאָטּ װָ <u>מָּיָט</u>			DPID
						r							ļ	r		r
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DPID						BCOUNT[10:0]							EFNOM[3:0]		
							-								-	

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20:17	RPCKST[3:0]	Received packet status
		0001: Global OUT NAK (generates an interrupt)
		0010: OUT data packet received
		0011: OUT transfer completed (generates an interrupt)
		0100: SETUP transaction completed (generates an interrupt)
		0110: SETUP data packet received
		Others: Reserved
16:15	DPID[1:0]	Data PID
		The Data PID of the received OUT data packet
		00: DATA0
		10: DATA1
		Others: Reserved
14:4	BCOUNT[10:0]	Byte count
		The byte count of the received data packet.
3:0	EPNUM[3:0]	Endpoint number
		The endpoint number to which the current received packet belongs.

## Global receive FIFO length register (USBFS\_GRFLEN)

Address offset: 0x024 Reset value: 0x0000 0200

GD32A490	Hear	Manual
いしいとA490	USEL	Manua

		This re	egister	has to	be acc	essed l	by word	d (32-b	it)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							_	_							
							Keservea	J							
							Ved	_							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							3	j							
							מאדט[ווס:ט]	j Z							
							٥	2							
							r/s	34/							

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	RXFD[15:0]	Rx FIFO depth
		In terms of 32-bit words.
		1≤RXFD≤1024

# Host non-periodic transmit FIFO length register /Device IN endpoint 0 transmit FIFO length (USBFS\_HNPTFLEN \_DIEP0TFLEN)

Address offset: 0x028 Reset value: 0x0200 0200

This register has to be accessed by word (32-bit)

			J				•	•	•						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							IEPOTXFD[15:0]	HNPTXFD/							
							r/	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							[15:0]	HNPTXRSAR/							

r/rw

#### **Host Mode:**

Bits	Fields	Descriptions
31:16	HNPTXFD[15:0]	Host Non-periodic Tx FIFO depth
		In terms of 32-bit words



1≤HNPTXFD≤1024

15:0 HNPTXRSAR[15:0] Host Non-periodic Tx RAM start address

The start address for non-periodic transmit FIFO RAM is in term of 32-bit words.

#### **Device Mode:**

Bits	Fields	Descriptions
31:16	IEP0TXFD[15:0]	IN Endpoint 0 Tx FIFO depth
		In terms of 32-bit words.
		16≤IEP0TXFD≤140
15:0	IEP0TXRSAR[15:0]	IN Endpoint 0 TX RAM start address
		The start address for endpoint0 transmit FIFO RAM is in term of 32-bit words.

#### Host non-periodic transmit FIFO/queue status register (USBFS\_HNPTFQSTAT)

Address offset: 0x002C Reset value: 0x0008 0200

This register has to be accessed by word (32-bit)

This register reports the current status of the non-periodic Tx FIFO and request queue. The request queue holds IN, OUT or other request entries in host mode.

Note: In Device mode, this register is not valid.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				NPTXRQTOP [6:0]							2 T   XXQV[7:0]				
				r								r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

NPTXFS[15:0]

Bits Fields Descriptions

31 Reserved Must be kept at reset value.

30:24 NPTXRQTOP[6:0] Top entry of the non-periodic Tx request queue Entry in the non-periodic transmit request queue.

Bits 30:27: Channel number

Bits 26:25:

- 00: IN/OUT token



– 01: Zero-length OUT packet– 11: Channel halt request

Bit 24: Terminate Flag, indicating last entry for selected channel.

23:16 NPTXRQS[7:0] Non-periodic Tx request queue space

The remaining space of the non-periodic transmit request queue.

0: Request queue is Full

1: 1 entry

2: 2 entries

. . .

n: n entries (0≤n≤8)

Others: Reserved

15:0 NPTXFS[15:0] Non-periodic Tx FIFO space

The remaining space of the non-periodic transmit FIFO.

In terms of 32-bit words.

0: Non-periodic Tx FIFO is full

1: 1 word 2: 2 words

n: n words (0≤n≤NPTXFD)

Others: Reserved

## Global core configuration register (USBFS\_GCCFG)

Address offset: 0x0038 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				xeserved						SISNAA	SOFOEN	VBUSBCEN	VBUSACEN	Reserved	PWRON
										rw	rw	rw	rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Fields	Descriptions
Dito	1 10140	Descriptions

31:22 Reserved Must be kept at reset value.

uigubev	ice									שט	JZM	130 (	7961	iviaiii	uai	
21		VBUSI	G		V <sub>BUS</sub> ig	nored										
					When t	his bit is	s set, US	SBFS d	oesn't n	nonitor t	he volta	age on ∖	/BUS pi	n and a	lways	
					conside	er V <sub>BUS</sub> v	voltage	as valid	both in	host m	ode and	l in devi	ce mod	e, then f	ree	
					the V <sub>BL</sub>	ıs pin foı	other u	sage.								
					0: VBU	S is not	ignored	l.								
					1: VBU	S is ign	ored an	d alway	s consid	der VBL	JS volta	ge as va	alid.			
20		SOFO	ΞN		SOF output enable											
					0: SOF pulse output disabled.											
					1: SOF pulse output enabled.											
19		VBUSE	BCEN		The V <sub>B</sub>	us <b>B-de</b>	vice Cor	mparer	enable							
					0: V <sub>BUS</sub>	B-device	ce comp	arer dis	abled							
					0: V <sub>BUS</sub> B-device comparer disabled 1: V <sub>BUS</sub> B-device comparer enabled											
18		VBUSA	ACEN		The VBUS A-device Comparer enable											
					0: V <sub>BUS</sub> A-device comparer disabled											
					1: V <sub>BUS</sub> A-device comparer enabled											
17		Reserv	ed .	Must be kept at reset value.												
16		PWRON Power on														
					This bit is the power switch for the internal embedded Full-Speed PHY.											
					0: Embedded Full-Speed PHY power off.											
					1: Embedded Full-Speed PHY power on.											
15:0		Reserv	red		Must b	e kept a	t reset v	alue.								
		Core	ID reg	gister	(USBF	S CIE	<b>D</b> )									
				-	-	_	•									
					x003C 000 1000											
			-		ins the I											
		This r	egister	has to	be acc	essed	by word	d (32-b	it)							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							⊆	!								
							CID[31:16]									
							<u>0</u>	1								
15	14	13	12	11	10	9	r\ 8	v 7	6	5	4	3	2	1	0	
.5		10	12	- 11	10			,			- <b>T</b>			- 1	-	
							CID[15:0]									
							15:0	i !								



Bits		Fields			Descri	ptions									
31:0		CID			Core ID	)									
					Softwa	re can	write or	read t	his field	d and u	ses thi	s field a	as a un	ique ID	) for its
					applica	tion									
		Host	perio	dic tra	nsmit	FIFO	lenath	n reais	ster (U	SBFS	HPT	FLEN)			
							3.	3	, -		_	,			
		Addres													
		Reset	value.	いないだい	コ いんいい										
			valuo.	0,020	0000										
							by word	d 32-bi	t)						
31	30						by word	d <b>32-bi</b>	t) 22	21	20	19	18	17	16
31	30	This re	egister	has to	be acc	essed	-	23		21	20	19	18	17	16
31	30	This re	egister	has to	be acc	essed	24	23		21	20	19	18	17	16
31	30	This re	egister	has to	be acc	essed	-			21	20	19	18	17	16
31	30	This re	egister	has to	be acc	essed	24 [15:0]	23 HPTXFD		21	20	19	18	17	16
31	30	This re	egister	has to	be acc	essed	24	23 HPTXFD		21	20	19	18	17	16

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

r/rw

Bits	Fields	escriptions
31:16	HPTXFD[15:0]	Host Periodic Tx FIFO depth
		In terms of 32-bit words.
		1≤HPTXFD≤1024
15:0	HPTXFSAR[15:0]	Host periodic Tx FIFO RAM start address
		The start address for host periodic transmit FIFO RAM is in term of 32-bit words

# Device IN endpoint transmit FIFO length register (USBFS\_DIEPxTFLEN) (x = 1..3, where x is the FIFO\_number)


Address offset:  $0x0104 + (FIFO_number - 1) \times 0x04$ 

Reset value: 0x0200 0400

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16





r/rw

Bits	Fields	Descriptions
31:16	IEPTXFD[15:0]	IN endpoint Tx FIFO depth
		In terms of 32-bit words.
		1≤HPTXFD≤1024
15:0	IEPTXRSAR[15:0]	IN endpoint FIFO Tx RAM start address
		The start address for IN endpoint transmit FIFOx is in term of 32-bit words.

## 28.7.2. Host control and status registers

#### **Host control register (USBFS\_HCTL)**


Address offset: 0x0400 Reset value: 0x0000 0000

This register configures the core after power on in host mode. Do not modify it after host

initialization.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Z	,							
							ese								
							Ved								



rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1:0	CLKSEL	Clock select for usbclock. 01: 48MHz clock
		others: Reserved



#### **Host frame interval register (USBFS\_HFT)**

Address offset: 0x0404 Reset value: 0x0000 BB80

This register sets the frame interval for the current enumerating speed when USBFS

controller is enumerating.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							_								
							Reserved								
							ei Q	<u>-</u>							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							T 자 [기능:0]								
							<u>ن</u>	2							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	FRI[15:0]	Frame interval
		This value describes the frame time in terms of PHY clocks. Each time when port
		is enabled after a port reset operation, USBFS use a proper value according to the
		current speed, and software can write to this field to change the value. This value
		should be calculated using the frequency described below:
		Full-Speed: 48MHz
		Low-Speed: 6MHz

#### Host frame information remaining register (USBFS\_HFINFR)

Address offset: 0x408 Reset value: 0xBB80 0000

31	30	29	20	21	20	25	24	23	22	21	20	19	10	17	10
							7	1							
							2	1							
							0.0								
							ے	3							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_															



FRNUM[15:0]
-------------

Bits	Fields	Descriptions
31:16	FRT[15:0]	Frame remaining time
		This field reports the remaining time of current frame in terms of PHY clocks.
15:0	FRNUM[15:0]	Frame number
		This field reports the frame number of current frame and returns to 0 after it
		reaches 0x3FFF.

#### Host periodic transmit FIFO/queue status register (USBFS\_HPTFQSTAT)

Address offset: 0x0410 Reset value: 0x0008 0200

This register reports the current status of the host periodic Tx FIFO and request queue. The request queue holds IN, OUT or other request entries in host mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PTXREQT[7:0]								PTXREQS[7:0]							
				r							1				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PTXFS[15:0]															

Bits	Fields	Descriptions
31:24	PTXREQT[7:0]	Top entry of the periodic Tx request queue
		Entry in the periodic transmit request queue.
		Bits 30:27: Channel Number
		Bits 26:25:
		00: IN/OUT token
		01: Zero-length OUT packet
		11: Channel halt request
		Bit 24: Terminate Flag, indicating last entry for selected channel.



23:16	PTXREQS[7:0]	Periodic Tx request queue space
		The remaining space of the periodic transmit request queue.
		0: Request queue is Full
		1: 1 entry
		2: 2 entries
		n: n entries (0≤n≤8)
		Others: Reserved
15:0	PTXFS[15:0]	Periodic Tx FIFO space
		The remaining space of the periodic transmit FIFO.
		In terms of 32-bit words.
		0: periodic Tx FIFO is full
		1: 1 word
		2: 2 words
		n: n words (0≤n≤PTXFD)
		Others: Reserved

## Host all channels interrupt register (USBFS\_HACHINT)

Address offset: 0x0414 Reset value: 0x0000 0000

When a channel interrupt is triggered, USBFS set corresponding bit in this register and software should read this register to know which channel is asserting interrupts.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											HACHIN [/:0]				

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	HACHINT[7:0]	Host all channel interrupts
		Each bit represents a channel: Bit 0 for channel 0, bit 7 for channel 7.



#### Host all channels interrupt enable register (USBFS\_HACHINTEN)

Address offset: 0x0418 Reset value: 0x0000 0000

This register can be used by software to enable or disable a channel's interrupt. Only the channel whose corresponding bit in this register is set is able to cause the channel interrupt flag HCIF in USBFS\_GINTF register.

This register has to be accessed by word (32-bit)


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							X esses	ı							
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											CIN I EN[2:0]				
											n	N			

Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7:0	CINTEN[7:0]	Channel interrupt enable
		0: Disable channel-n interrupt
		1: Enable channel-n interrupt
		Each bit represents a channel: Bit 0 for channel 0, bit 7 for channel 7.

#### Host port control and status register (USBFS\_HPCS)

Address offset: 0x0440 Reset value: 0x0000 0000

This register controls the port's behavior and also has some flags which report the status of the port. The HPIF flag in USBFS\_GINTF register will be triggered if one of these flags in this register is set by USBFS: PRST, PEDC and PCD.





Reserved	PP	PLST[1:0]	Reserved	PRST	PSP	PREM	Reserved	PEDC	PE	PCD	PCST
		_						4			_

Bits	Fields	Descriptions
31:19	Reserved	Must be kept at reset value.
18:17	PS	Port speed Report the enumerated speed of the device attached to this port. 01: Full speed 10: Low speed Others: Reserved
16:13	Reserved	Must be kept at reset value.
12	PP	Port power  This bit should be set before a port is used. Because USBFS doesn't have power supply ability, it only uses this bit to know whether the port is in powered state.  Software should ensure the true power supply on VBUS before setting this bit.  0: Port is powered off  1: Port is powered on
11:10	PLST	Port line status  Report the current state of USB data lines  Bit 10: State of DP line  Bit 11: State of DM line
9	Reserved	Must be kept at reset value.
8	PRST	Port reset  Application sets this bit to start a reset signal on USB port. Application should clear this bit when it wants to stop the reset signal.  0: Port is not in reset state  1: Port is in reset state
7	PSP	Port suspend  Application sets this bit to put port into suspend state. When this bit is set the port stops sending SOF tokens. This bit can only be cleared by the following operations:  PRST bit in this register is set by application  PREM bit in this register is set  A remote wakeup signal is detected  A device disconnect is detected  Port is not in suspend state



		1: Port is in suspend state
6	PREM	Port resume
		Application sets this bit to start a resume signal on USB port. Application should
		clear this bit when it wants to stop the resume signal.
		0: No resume driven
		1: Resume driven
5:4	Reserved	Must be kept at reset value.
3	PEDC	Port enable/disable change
		Set by the core when the status of the Port enable bit 2 in this register changes.
2	PE	Port Enable
		This bit is automatically set by USBFS after a USB reset signal finishes and
		cannot be set by software.
		This bit is cleared by the following events:
		<ul> <li>A disconnect condition</li> </ul>
		<ul> <li>Software clearing this bit</li> </ul>
		0: Port disabled
		1: Port enabled
1	PCD	Port connect detected
		Set by USBFS when a device connection is detected. This bit can be cleared by
		writing 1 to this bit.
0	PCST	Port connect status
		0: Device is not connected to the port
		1: Device is connected to the port

# Host channel-x control register (USBFS\_HCHxCTL) (x = 0..7 where $x = channel\_number$ )

Address offset: 0x0500 + (channel\_number × 0x20)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CEN	CDIS	ODDFRM				DAR[6:0]				Reserved		EPTYP	E[1:0]	LSD	Reserved
rs	rs	rw				rw						r	w	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDIR		EFNOM[3:0]								MPL[10:0]					



r

**Fields Descriptions Bits** 31 CEN Channel enable Set by the application and cleared by USBFS. 0: Channel disabled 1: Channel enabled Software should following the operation guide to disable or enable a channel. 30 **CDIS** Channel disable Software can set this bit to disable the channel from processing transactions. Software should follow the operation guide to disable or enable a channel. 29 **ODDFRM** Odd frame For periodic transfers (interrupt or isochronous transfer), this bit controls that whether in an odd frame or even frame this channel's transaction is desired to be processed. 0: Even frame 1: Odd frame 28:22 DAR Device address The address of the USB device that this channel wants to communicate with. 21:20 Reserved Must be kept at reset value. 19:18 **EPTYPE** Endpoint type The transfer type of the endpoint that this channel wants to communicate with. 00: Control 01: Isochronous 10: Bulk 11: Interrupt 17 LSD Low-Speed device The device that this channel wants to communicate with is a Low-Speed Device. 16 Reserved Must be kept at reset value. 15 **EPDIR Endpoint direction** The transfer direction of the endpoint that this channel wants to communicate with. 0: OUT 1: IN 14:11 **EPNUM Endpoint number** The number of the endpoint that this channel wants to communicate with. 10:0 MPL Maximum packet length The target endpoint's maximum packet length.




# Host channel-x interrupt flag register (USBFS\_HCHxINTF) (x = 0..7 where x = channel number)

Address offset: 0x0508 + (channel\_number × 0x20)

Reset value: 0x0000 0000

This register contains the status and events of a channel, when software gets a channel interrupt, it should read this register for the respective channel to know the source of the interrupt. The flag bits in this register are all set by hardware and cleared by writing 1.



Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10	DTER	Data toggle error
		The IN transaction gets a data packet but the PID of this packet doesn't match
		DPID [1:0] bits in USBFS_HCHxLEN register.
9	REQOVR	Request queue overrun
		The periodic request queue is full when software starts new transfers.
8	BBER	Babble error
		A babble condition occurs on USB bus. A typical reason for babble condition is
		that a device sends a data packet and the packet length exceeds the endpoint's
		maximum packet length.
7	USBER	USB Bus Error
		The USB error flag is set when the following conditions occurs during receiving a
		packet:
		<ul> <li>A received packet has a wrong CRC field</li> </ul>
		<ul> <li>A stuff error detected on USB bus</li> </ul>
		Timeout when waiting for a response packet
6	Reserved	Must be kept at reset value.




5	ACK	ACK An ACK response is received or transmitted
4	NAK	NAK A NAK response is received.
3	STALL	STALL A STALL response is received.
2	Reserved	Must be kept at reset value.
1	СН	Channel halted This channel is disabled by a request, and it will not response to other requests during the request processing.
0	TF	Transfer finished All the transactions of this channel finish successfully, and no error occurs. For IN channel, this flag will be triggered after PCNT bits in USBFS_HCHxLEN register reach zero. For OUT channel, this flag will be triggered when software reads and pops a TF status entry from the RxFIFO.

# Host channel-x interrupt enable register (USBFS\_HCHxINTEN) (x = 0...7, where x =channel number)

Address offset: 0x050C + (channel\_number × 0x20)

Reset value: 0x0000 0000

This register contains the interrupt enable bits for the flags in USBFS\_HCHxINTF register. If a bit in this register is set by software, the corresponding bit in USBFS\_HCHxINTF register is able to trigger a channel interrupt. The bits in this register are set and cleared by software.





Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10	DTERIE	Data toggle error interrupt enable
		0: Disable data toggle error interrupt
		1: Enable data toggle error interrupt
9	REQOVRIE	Request queue overrun interrupt enable
9	REQUIRIE	Disable request queue overrun interrupt
		Disable request queue overrun interrupt     Enable request queue overrun interrupt
		1. Enable request queue overruit interrupt
8	BBERIE	Babble error interrupt enable
		0: Disable babble error interrupt
		1: Enable babble error interrupt
7	USBERIE	USB bus error interrupt enable
		0: Disable USB bus error interrupt
		1: Enable USB bus error interrupt
6	Reserved	Must be kept at reset value.
-		
5	ACKIE	ACK interrupt enable
		0: Disable ACK interrupt
		1: Enable ACK interrupt
4	NAKIE	NAK interrupt enable
		0: Disable NAK interrupt
		1: Enable NAK interrupt
3	STALLIE	STALL interrupt enable
		0: Disable STALL interrupt
		1: Enable STALL interrupt
2	Reserved	Must be kept at reset value.
1	CHIE	Channel halted interrupt enable
		0: Disable channel halted interrupt
		1: Enable channel halted interrupt
0	TFIE	Transfer finished interrupt enable
		0: Disable transfer finished interrupt
		1: Enable transfer finished interrupt
		·

# Host channel-x transfer length register (USBFS\_HCHxLEN) (x = 0..7, where x = channel number)

Address offset:  $0x0510 + (channel\_number \times 0x20)$ 

Reset value: 0x0000 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	טרוט[ח:0]			TLEN[18:16] PCNT[9:0]											
rw rw								rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ָר האַרוס:סן								

rw

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	DPID[1:0]	Data PID
		Software should write this field before the transfer starts. For OUT transfers, this
		field controls the Data PID of the first transmitted packet. For IN transfers, this field
		controls the expected Data PID of the first received packet, and DTERR will be
		triggered if the Data PID doesn't match. After the transfer starts, USBFS changes
		and toggles this field automatically following the USB protocol.
		00: DATA0
		10: DATA1
		11: SETUP (For control transfer only)
		01: Reserved
28:19	PCNT[9:0]	Packet count
		The number of data packets desired to be transmitted (OUT) or received (IN) in a
		transfer.
		Software should program this field before the channel is enabled. After the transfer
		starts, this field is decreased automatically by USBFS after each successful data
		packet transmission.
18:0	TLEN[18:0]	Transfer length
		The total data byte number of a transfer.
		For OUT transfers, this field is the total data bytes of all the data packets desired
		to be transmitted in an OUT transfer. Software should program this field before the
		channel is enabled. When software successfully writes a packet into the channel's
		data TxFIFO, this field is decreased by the byte size of the packet.
		For IN transfer each time software reads out a packet from the RxFIFO, this field
		is decreased by the byte size of the packet.




## 28.7.3. Device control and status registers

## **Device configuration register (USBFS\_DCFG)**

Address offset: 0x0800 Reset value: 0x0000 0000

This register configures the core in device mode after power on or after certain control commands or enumeration. Do not change this register after device initialization.



Bits	Fields	Descriptions
31:13	Reserved	Must be kept at reset value.
12:11	EOPFT[1:0]	End of periodic frame time
		This field defines the percentage time point in a frame that the end of periodic
		frame (EOPF) flag should be triggered.
		00: 80% of the frame time
		01: 85% of the frame time
		10: 90% of the frame time
		11: 95% of the frame time
10:4	DAR[6:0]	Device address
		This field defines the USB device's address. USBFS uses this field to match with
		the incoming token's device address field. Software should program this field after
		receiving a Set Address command from USB host.
3	Reserved	Must be kept at reset value.
2	NZLSOH	Non-zero-length status OUT handshake
		When a USB device receives a non-zero-length data packet during status OUT
		stage, this field controls that either USBFS should receive this packet or reject this
		packet with a STALL handshake.
		0: Treat this packet as a normal packet and response according to the status of



NAKS and STALL bits in USBFS\_DOEPxCTL register.

1: Send a STALL handshake and don't save the received OUT packet.

1:0 DS[1:0] Device speed


This field controls the device speed when the device connected to a host.

11: Full speed

Others: Reserved

#### **Device control register (USBFS\_DCTL)**

Address offset: 0x0804 Reset value: 0x0000 0000



Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	POIF	Power-on initialization finished Software should set this bit to notify USBFS that the registers are initialized after waking up from power down state.
10	CGONAK	Clear global OUT NAK Software sets this bit to clear GONS bit in this register.
9	SGONAK	Set global OUT NAK Software sets this bit to set GONS bit in this register. When GONS bit is zero, setting this bit will also cause GONAK flag in USBFS_GINTF register triggered after a while. Software should clear the GONAK flag before writing this bit again.
8	CGINAK	Clear global IN NAK Software sets this bit to clear GINS bit in this register.
7	SGINAK	Set global IN NAK



GigaDevice									GD:	32A4	190 U	Iser	Man	ual
			5	Softwar	re sets t	this bit t	o set G	INS bit i	n this re	gister.				
			١	When C	SINS bit	t is zero	, setting	this bi	t will also	o cause	GINAK	flag in		
			ι	JSBFS	_GINT	regist	er trigge	red afte	er a while	e. Softw	are sho	uld clea	ar the G	INAK
			f	lag bef	ore writ	ing this	bit aga	in.						
6:4	Reserv	ed ·	N	Must be	e kept a	t reset	value.							
3	GONS		(	Global	OUT N	AK statı	us							
			(	): The I	handsh	ake tha	t USBF	S respo	nse to C	UT tran	saction	packet	and wh	ether
			t	o save	the OU	IT data	packet	are dec	ided by I	Rx FIFC	) status,	endpoi	int's NA	K and
			9	STALL	bits.									
			1	I: USH	BS alwa	ays res	ponses	to OUT	transact	tion with	NAK ha	andshal	ke and	doesn't
			S	save th	e incom	ning OU	IT data <sub>I</sub>	oacket.						
2	GINS		(	Global I	IN NAK	status								
			(	): The r	respons	e to IN	transac	tion is c	lecided l	by Tx FI	FO stati	us, end	point's <b>I</b>	NAK
			a	and ST	ALL bits	3.								
			1	I: USBI	FS alwa	ays resp	onses 1	o IN tra	nsaction	n with a	NAK ha	ndshak	e.	
1	SD		5	Soft dis	connec	t								
							_		a soft di					
			F	After th	is bit is	set, US	BFS sw	itches o	off the pu	ull up re	sistor or	n DP lin	e. This	will
			C	cause t	he host	to dete	ect a dev	ice disc	connect.					
							generat							
			1	I: Gene	erate a	soft dis	connect	ion.						
0	RWKU	Р	F	Remote	e wakeu	ıp								
			I	n susp	end sta	te, soft	ware ca	n use th	is bit to	generat	e a Rem	note wa	ke up s	ignal
			t	o inforr	m host t	that it s	hould re	sume th	ne USB	bus.				
			(	): No re	emote v	vakeup	signal g	enerate	ed.					
			1	I: Gene	erate re	mote w	akeup s	ignal.						
	Devic	e stat	us reg	ister	(USBE	S DS	(ΤΔΤ							
			•		(005.	0_5	., .,							
			et: 0x08											
	Reset	value: (	0x0000	0000										
	This re	egister (	contains	s statu	is and	inform	ation of	the US	SBFS ir	device	e mode			
	This re	egister l	has to b	e acc	essed	by wor	d (32-b	it)						
31 30	) 29	28	27	26	25	24	23	22	21	20	19	18	17	16
			7J								T Z			
			Reserved								FNRSOF[13:8]			
			pe								13:8]			
											r			
15 14	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0



FNRSOF[7:0]	Reserved	ES[1:0]	SPST
-------------	----------	---------	------

Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21:8	FNRSOF[13:0]	The frame number of the received SOF.  USBFS always update this field after receiving a SOF token
7:3	Reserved	Must be kept at reset value.
		·
2:1	ES[1:0]	Enumerated speed
		This field reports the enumerated device speed. Read this field after the ENUMF
		flag in USBFS_GINTF register is triggered.
		11: Full speed
		Others: reserved
0	SPST	Suspend status
		This bit reports whether device is in suspend state.
		0: Device is in suspend state.
		1: Device is not in suspend state.

#### Device IN endpoint common interrupt enable register (USBFS\_DIEPINTEN)

Address offset: 0x810 Reset value: 0x0000 0000

This register contains the interrupt enable bits for the flags in USBFS\_DIEPxINTF register. If a bit in this register is set by software, the corresponding bit in USBFS\_DIEPxINTF register is able to trigger an endpoint interrupt in USBFS\_DAEPINT register. The bits in this register are set and cleared by software.

	This register has to be accessed by word (32-bit)														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								IEPNEEN	Reserved	EPTXFUDEN	CITOEN	Reserved	EPDISEN	TFEN	




rw rw rw rw rw

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	IEPNEEN	IN endpoint NAK effective interrupt enable bit
		0: Disable IN endpoint NAK effective interrupt
		1: Enable IN endpoint NAK effective interrupt
5	Reserved	Must be kept at reset value.
4	EPTXFUDEN	Endpoint Tx FIFO underrun interrupt enable bit
		0: Disable endpoint Tx FIFO underrun interrupt
		1: Enable endpoint Tx FIFO underrun interrupt
3	CITOEN	Control IN timeout interrupt enable bit
		0: Disable control IN timeout interrupt
		1: Enable control IN timeout interrupt
2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit
		0: Disable endpoint disabled interrupt
		1: Enable endpoint disabled interrupt
0	TFEN	Transfer finished interrupt enable bit
		0: Disable transfer finished interrupt
		1: Enable transfer finished interrupt

#### **Device OUT endpoint common interrupt enable register (USBFS\_DOEPINTEN)**

Address offset: 0x0814 Reset value: 0x0000 0000

This register contains the interrupt enable bits for the flags in USBFS\_DOEPxINTF register. If a bit in this register is set by software, the corresponding bit in USBFS\_DOEPxINTF register is able to trigger an endpoint interrupt in USBFS\_DAEPINT register. The bits in this register are set and cleared by software.





Reserved	BTBSTPEN	Reserved	EPRXFOVREN	STPFEN	Reserved	EPDISEN	TFEN
	rw		rw	rw		rw	rw

Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	BTBSTPEN	Back-to-back SETUP packets (Only for control OUT endpoint) interrupt enable bit
		0: Disable back-to-back SETUP packets interrupt
		1: Enable back-to-back SETUP packets interrupt
5	Reserved	Must be kept at reset value.
4	EPRXFOVREN	Endpoint Rx FIFO overrun interrupt enable bit
		0: Disable endpoint Rx FIFO overrun interrupt
		1: Enable endpoint Rx FIFO overrun interrupt
3	STPFEN	SETUP phase finished (Only for control OUT endpoint) interrupt enable bit
		0: Disable SETUP phase finished interrupt
		1: Enable SETUP phase finished interrupt
2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit
		0: Disable endpoint disabled interrupt
		1: Enable endpoint disabled interrupt
0	TFEN	Transfer finished interrupt enable bit
		0: Disable transfer finished interrupt
		1: Enable transfer finished interrupt

## Device all endpoints interrupt register (USBFS\_DAEPINT)

Address offset: 0x0818 Reset value: 0x0000 0000

When an endpoint interrupt is triggered, USBFS sets corresponding bit in this register and software should read this register to know which endpoint is asserting an interrupt.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
													_		
					700	,							С П	2	
					Š								<u> </u>	1	
					Ö	L							<u></u>		

GD32A490	Hear	Manual
GD3ZA49U	USEL	Manua

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					70								П		
					eserved								эιτв[3:0]		

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19:16	OEPITB[3:0]	Device all OUT endpoint interrupt bits
		Each bit represents an OUT endpoint:
		Bit 16 for OUT endpoint 0, bit 19 for OUT endpoint 3.
15:4	Reserved	Must be kept at reset value.
3:0	IEPITB[3:0]	Device all IN endpoint interrupt bits
		Each bit represents an IN endpoint:
		Bit 0 for IN endpoint 0, bit 3 for IN endpoint 3.

# Device all endpoints interrupt enable register (USBFS\_DAEPINTEN)

Address offset: 0x081C Reset value: 0x0000 0000

This register can be used by software to enable or disable an endpoint's interrupt. Only the endpoint whose corresponding bit in this register is set is able to cause the endpoint interrupt flag OEPIF or IEPIF in USBFS\_GINTF register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved								OFPIE[3:0]		
													n	W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Reserved								E7E[3:0]		

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19:16	OEPIE[3:0]	Out endpoint interrupt enable
		0: Disable OUT endpoint-n interrupt



		1: Enable OUT endpoint-n interrupt
		Each bit represents an OUT endpoint:
		Bit 16 for OUT endpoint 0, bit 19 for OUT endpoint 3.
15:4	Reserved	Must be kept at reset value.
3:0	IEPIE[3:0]	IN endpoint interrupt enable bits
		0: Disable IN endpoint-n interrupt
		1: Enable IN endpoint-n interrupt
		Each bit represents an IN endpoint:
		Bit 0 for IN endpoint 0, bit 3 for IN endpoint 3.

## **Device VBUS discharge time register (USBFS\_DVBUSDT)**

Address offset: 0x0828 Reset value: 0x0000 17D7

		This re	egister	has to	be acc	essed	by word	d (32-b	it)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							X es	)							
							Reserved								
							0	•							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	17	13	12		10	<u> </u>		•		<u> </u>		<u> </u>			
							C <	<u>!</u>							
							DVBUSDI[15:0]								
							[15	!							
							<u>:</u>	2							

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	DVBUSDT[15:0]	Device V <sub>BUS</sub> discharge time
		There is a discharge process after $V_{\mbox{\scriptsize BUS}}$ pulsing in SRP protocol. This field defines
		the discharge time of $V_{\text{BUS}}$ . The true discharge time is 1024*DVBUSDT[15:0]
		*Tusвclock, where Tusвclock is the period time of USB clock.


# Device VBUS pulsing time register (USBFS\_DVBUSPT)

Address offset: 0x082C Reset value: 0x0000 05B8

This register has to be accessed by word (32-bit)

31

# GD32A490 User Manual



rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	DVBUSPT[11:0]	Device $V_{BUS}$ pulsing time This field defines the pulsing time for $V_{BUS}$ . The true pulsing time is 1024*DVBUSPT[11:0] *Tusbclock, where Tusbclock is the period time of USB clock.

# Device IN endpoint FIFO empty interrupt enable register (USBFS\_DIEPFEINTEN)

Address offset: 0x0834 Reset value: 0x0000 0000

This register contains the enable bits for the Tx FIFO empty interrupts of IN endpoints.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							7	2							
							SCIVE								
							2	<u>L</u>							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

15 14 13 12 11 10 9 8 / 6 5 4	3 2 1 0
Reserved	IEPTXFEIE[3:0]

Bits	Fields	Descriptions
31:4	Reserved	Must be kept at reset value.
3:0	IEPTXFEIE[3:0]	IN endpoint Tx FIFO empty interrupt enable bits



This field controls whether the TXFE bits in USBFS\_DIEPxINTF registers are able to generate an endpoint interrupt bit in USBFS\_DAEPINT register.

Bit 0 for IN endpoint 0, bit 3 for IN endpoint 3

0: Disable FIFO empty interrupt1: Enable FIFO empty interrupt

## Device IN endpoint 0 control register (USBFS\_DIEP0CTL)

Address offset: 0x0900 Reset value: 0x0000 8000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	Reserved		SNAK	CNAK		- AFNOM[3:0]	1		STALL	Reserved	בר וייט]		NAKS	Reserved
rs	rs			w	w		r	w		rs		!	r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT							Reserved							אודר - י	
r														r	w

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBFS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		Software can set this bit to disable the endpoint. Software should following the
		operation guide to disable or enable an endpoint.
29:28	Reserved	Must be kept at reset value.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register.
25:22	TXFNUM[3:0]	Tx FIFO number
		Defines the Tx FIFO number of IN endpoint 0.



STALL	STALL handshake  Software can set this bit to make USBFS sends STALL handshake when receiving IN token. USBFS will clear this bit after a SETUP token is received on the corresponding OUT endpoint 0. This bit has a higher priority than NAKS bit in this register and GINS bit in USBFS_DCTL register. If both STALL and NAKS bits are set, the STALL bit takes effect.
Reserved	Must be kept at reset value.
EPTYPE[1:0]	Endpoint type This field is fixed to '00' for control endpoint.
NAKS	NAK status  This bit controls the NAK status of USBFS when both STALL bit in this register and GINS bit in USBFS_DCTL register are cleared:  0: USBFS sends data or handshake packets according to the status of the endpoint's Tx FIFO.  1: USBFS always sends NAK handshake to the IN token.  This bit is read-only and software should use CNAK and SNAK in this register to control this bit.
Reserved	Must be kept at reset value.
EPACT	Endpoint active This field is fixed to '1' for endpoint 0.
Reserved	Must be kept at reset value.
MPL[1:0]	Maximum packet length This field defines the maximum packet length for a control data packet. As described in USB 2.0 protocol, there are 4 kinds of length for control transfers: 00: 64 bytes 01: 32 bytes 10: 16 bytes 11: 8 bytes
	Reserved EPTYPE[1:0] NAKS  Reserved EPACT  Reserved

# Device IN endpoint-x control register (USBFS\_DIEPxCTL) (x = 1..3, where $x = endpoint_number$ )

Address offset:  $0x0900 + (endpoint\_number \times 0x20)$ 

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	SODDFRM/SD1 PID	SD0PID/SEVNF RM	SNAK	CNAK		- XFNOM[3:0]			STALL	Reserved	הדן אדה[1:0]	-	NAKS	EOFRM/DPID



# GD32A490 User Manual

rs	rs	w	w	w	w		r	w		rw/rs		r	w	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT		Reserved								MPL[10:0]					

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBFS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		Software can set this bit to disable the endpoint. Software should following the
		operation guide to disable or enable an endpoint.
29	SODDFRM	Set odd frame (For isochronous IN endpoints)
		This bit has effect only if this is an isochronous IN endpoint.
		Software sets this bit to set EOFRM bit in this register.
	SD1PID	Set DATA1 PID (For interrupt/bulk IN endpoints)
		Software sets this bit to set DPID bit in this register.
28	SEVENFRM	Set even frame (For isochronous IN endpoints)
		Software sets this bit to clear EOFRM bit in this register.
	SD0PID	Set DATA0 PID (For interrupt/bulk IN endpoints)
		Software sets this bit to clear DPID bit in this register.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register.
25:22	TXFNUM[3:0]	Tx FIFO number
		Defines the Tx FIFO number of this IN endpoint.
21	STALL	STALL handshake
		Software can set this bit to make USBFS sends STALL handshake when receiving
		IN token. This bit has a higher priority than NAKS bit in this register and GINS bit
		in USBFS_DCTL register. If both STALL and NAKS bits are set, the STALL bit
		takes effect.
		For control IN endpoint:
		Only USBFS can clear this bit when a SETUP token is received on the





corresponding OUT endpoint. Software is not able to clear it. For interrupt or bulk IN endpoint: Only software can clear this bit 20 Reserved Must be kept at reset value. 19:18 EPTYPE[1:0] Endpoint type This field defines the transfer type of this endpoint: 00: Control 01: Isochronous 10: Bulk 11: Interrupt 17 **NAKS** NAK status This bit controls the NAK status of USBFS when both STALL bit in this register and GINS bit in USBFS\_DCTL register are are cleared: 0: USBFS sends data or handshake packets according to the status of the endpoint's Tx FIFO. 1: USBFS always sends NAK handshake to the IN token. This bit is read-only and software should use CNAK and SNAK in this register to control this bit. 16 **EOFRM** Even/odd frame (For isochronous IN endpoints) For isochronous transfers, software can use this bit to control that USBFS only sends data packets for IN tokens in even or odd frames. If the parity of the current frame number doesn't match with this bit, USBFS only responses with a zerolength packet. 0: Only sends data in even frames 1: Only sends data in odd frames **DPID** Endpoint data PID (For interrupt/bulk IN endpoints) There is a data PID toggle scheme in interrupt or bulk transfer. Set SD0PID to set this bit before a transfer starts and USBFS maintains this bit during transfers according to the data toggle scheme described in USB protocol. 0: Data packet's PID is DATA0 1: Data packet's PID is DATA1 15 **EPACT Endpoint active** This bit controls whether this endpoint is active. If an endpoint is not active, it ignores all tokens and doesn't make any response. 14:11 Reserved Must be kept at reset value. 10:0 MPL[10:0] This field defines the maximum packet length in bytes.

### Device OUT endpoint 0 control register (USBFS\_DOEP0CTL)

Address offset: 0x0B00



Reset value: 0x0000 8000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	Reserved.		SNAK	CNAK		N eser ved			STALL	SNOOP	EP1YPE[1:0]		NAKS	Reserved
rs	r			w	w					rs	rw		•	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT							Reserved							אררן ו:ט <u>.</u>	

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBFS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		This bit is fixed to 0 for OUT endpoint 0.
29:28	Reserved	Must be kept at reset value.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register
25:22	Reserved	Must be kept at reset value.
21	STALL	STALL handshake
		Set this bit to make USBFS send STALL handshake during an OUT transaction.
		USBFS will clear this bit after a SETUP token is received on OUT endpoint 0. This
		bit has a higher priority than NAKS bit in this register, i.e. if both STALL and NAKS
		bits are set, the STALL bit takes effect.
20	SNOOP	Snoop mode
		This bit controls the snoop mode of an OUT endpoint. In snoop mode, USBFS
		doesn't check the received data packet's CRC value.
		0: Snoop mode disabled
		1: Snoop mode enabled
19:18	EPTYPE[1:0]	Endpoint type
		080



		This field is fixed to '00' for control endpoint.
17	NAKS	NAK status
		This bit controls the NAK status of USBFS when both STALL bit in this register
		and GONS bit in USBFS_DCTL register are cleared:
		0: USBFS sends data or handshake packets according to the status of the
		endpoint's Rx FIFO.
		1: USBFS always sends NAK handshake for the OUT token.
		This bit is read-only and software should use CNAK and SNAK in this register to
		control this bit.
16	Reserved	Must be kept at reset value.
15	EPACT	Endpoint active
		This field is fixed to '1' for endpoint 0.
14:2	Reserved	Must be kept at reset value.
1:0	MPL[1:0]	Maximum packet length
		This is a read-only field, and its value comes from the MPL field of
		USBFS_DIEP0CTL register:
		00: 64 bytes
		01: 32 bytes
		10: 16 bytes
		11: 8 bytes

# Device OUT endpoint-x control register (USBFS\_DOEPxCTL) (x = 1..3, where x = endpoint\_number)

Address offset: 0x0B00 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

The application uses this register to control the operations of each logical OUT endpoint other than OUT endpoint 0.

This register has to be accessed by word (32-bit)

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ה ה ב		EPD	SODDFRM/SD1 PID	SEVNFRM/ SDOPID	SNAK	CNAK		Reserved			STALL	SNOOP	פרי זרפ[ו:0]		NAKS	EOFRM/DPID
rs	S	rs	w	w	w	w					rw/rs	rw	r	w	r	r
15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACI			Reserved								MPL[10:0]					

rw n



Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBFS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		Software can set this bit to disable the endpoint. Software should follow the
		operation guide to disable or enable an endpoint.
29	SODDFRM	Set odd frame (For isochronous OUT endpoints)
		This bit has effect only if this is an isochronous OUT endpoint.
		Software sets this bit to set EOFRM bit in this register.
	SD1PID	Set DATA1 PID (For interrupt/bulk OUT endpoints)
		Software sets this bit to set DPID bit in this register.
28	SEVENFRM	Set even frame (For isochronous OUT endpoints)
		Software sets this bit to clear EOFRM bit in this register.
	SD0PID	Set DATA0 PID (For interrupt/bulk OUT endpoints)
		Software sets this bit to clear DPID bit in this register.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register.
25:22	Reserved	Must be kept at reset value.
21	STALL	STALL handshake
		Software can set this bit to make USBFS sends STALL handshake during an OUT
		transaction. This bit has a higher priority than NAKS bit in this register and GINAK
		in USBFS_DCTL register. If both STALL and NAKS bits are set, the STALL bit
		takes effect.
		For control OUT endpoint:
		Only USBFS can clear this bit when a SETUP token is received on the
		corresponding OUT endpoint. Software is not able to clear it.
		For interrupt or bulk OUT endpoint:
		Only software can clear this bit.
20	SNOOP	Snoop mode
		This bit controls the snoop mode of an OUT endpoint. In snoop mode, USBFS
		doesn't check the received data packet's CRC value.
		0: Snoop mode disabled



-		1: Snoop mode enabled
19:18	EPTYPE[1:0]	Endpoint type This field defines the transfer type of this endpoint: 00: Control 01: Isochronous 10: Bulk 11: Interrupt
17	NAKS	NAK status  This bit controls the NAK status of USBFS when both STALL bit in this register and GONS bit in USBFS_DCTL register are cleared:  0: USBFS sends handshake packets according to the status of the endpoint's Rx FIFO.  1: USBFS always sends NAK handshake to the OUT token.  This bit is read-only and software should use CNAK and SNAK in this register to control this bit.
16	EOFRM	Even/odd frame (For isochronous OUT endpoints)  For isochronous transfers, software can use this bit to control that USBFS only receives data packets in even or odd frames. If the current frame number's parity doesn't match with this bit, USBFS just drops the data packet.  O: Only sends data in even frames  1: Only sends data in odd frames
	DPID	Endpoint data PID (For interrupt/bulk OUT endpoints)  These is a data PID toggle scheme in interrupt or bulk transfer. Software should set SD0PID to set this bit before a transfer starts and USBFS maintains this bit during transfers following the data toggle scheme described in USB protocol.  0: Data packet's PID is DATA0  1: Data packet's PID is DATA1
15	EPACT	Endpoint active This bit controls whether this endpoint is active. If an endpoint is not active, it ignores all tokens and doesn't make any response.
14:11	Reserved	Must be kept at reset value.
10:0	MPL[10:0]	This field defines the maximum packet length in bytes.

# Device IN endpoint-x interrupt flag register (USBFS\_DIEPxINTF) (x = 0..3, where $x = \text{endpoint\_number}$ )


Address offset:  $0x0908 + (endpoint\_number \times 0x20)$ 

Reset value: 0x0000 0080

This register contains the status and events of an IN endpoint, when an IN endpoint interrupt occurs, read this register for the respective endpoint to know the source of the

# GD32A490 User Manual

interrupt. The flag bits in this register are all set by hardware and cleared by writing 1 except the read-only TXFE bit.



Bits	Fields	Descriptions
31:8	Reserved	Must be kept at reset value.
7	TXFE	Transmit FIFO empty  The Tx FIFO of this IN endpoint has reached the empty threshold value defined by TXFTH field in USBFS_GAHBCS register.
6	IEPNE	IN endpoint NAK effective  The setting of SNAK bit in USBFS_DIEPxCTL register takes effect. This bit can be cleared either by writing 1 to it or by setting CNAK bit in USBFS_DIEPxCTL register.
5	Reserved	Must be kept at reset value.
4	EPTXFUD	Endpoint Tx FIFO underrun  This flag is triggered if the Tx FIFO has no packet data when an IN token is incoming
3	CITO	Control IN Timeout interrupt  This flag is triggered if the device waiting for a handshake is timeout in a control IN transaction.
2	Reserved	Must be kept at reset value.
1	EPDIS	Endpoint disabled  This flag is triggered when an endpoint is disabled by the software's request.
0	TF	Transfer finished  This flag is triggered when all the IN transactions assigned to this endpoint have been finished.




# Device OUT endpoint-x interrupt flag register (USBFS\_DOEPxINTF) (x = 0...3, where $x = \text{endpoint}_n\text{umber}$ )

Address offset: 0x0B08 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register contains the status and events of an OUT endpoint, when an OUT endpoint interrupt occurs, read this register for the respective endpoint to know the source of the interrupt. The flag bits in this register are all set by hardware and cleared by writing 1.



Bits	Fields	Descriptions
31:7	Reserved	Must be kept at reset value.
6	BTBSTP	Back-to-back SETUP packets (Only for control OUT endpoint)
		This flag is triggered when a control out endpoint has received more than 3 back-
		to-back setup packets.
5	Reserved	Must be kept at reset value.
4	EPRXFOVR	Endpoint Rx FIFO overrun
		This flag is triggered if the OUT endpoint's Rx FIFO has no enough space for a
		packet data when an OUT token is incoming. USBFS will drop the incoming OUT
		data packet and sends a NAK handshake in this case.
3	STPF	SETUP phase finished (Only for control OUT endpoint)
		This flag is triggered when a setup phase finished, i.e. USBFS receives an IN or
		OUT token after a setup token.
2	Reserved	Must be kept at reset value.
1	EPDIS	Endpoint disabled
		This flag is triggered when an endpoint is disabled by the software's request.
0	TF	Transfer finished



This flag is triggered when all the OUT transactions assigned to this endpoint have been finished.

## Device IN endpoint 0 transfer length register (USBFS\_DIEP0LEN)

Address offset: 0x0910 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved						PCNT[1:0]			Reserved	
											rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								TLEN[6:0]			

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20:19	PCNT[1:0]	Packet count
		The number of data packets desired to be transmitted in a transfer.
		Program this field before the endpoint is enabled. After the transfer starts, this field
		is decreased automatically by USBFS after each successful data packet
		transmission.
18:7	Reserved	Must be kept at reset value.
6:0	TLEN[6:0]	Transfer length
		The total data byte number of a transfer.
		This field is the total data bytes of all the data packets desired to be transmitted in
		an IN transfer. Program this field before the endpoint is enabled. When software
		successfully writes a packet into the endpoint's Tx FIFO, this field is decreased by
		the byte size of the packet.

## **Device OUT endpoint 0 transfer length register (USBFS\_DOEP0LEN)**

Address offset: 0x0B10 Reset value: 0x0000 0000



# GD32A490 User Manual

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	017CN-[1:0]						Reserved					PCNT		Reserved	
	n	W										rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								TLEN[6:0]			

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	STPCNT[1:0]	SETUP packet count
		This field defines the maximum number of back-to-back SETUP packets this
		endpoint can accept.
		Program this field before setup transfers. Each time a back-to-back setup packet
		is received, USBFS decrease this field by one. When this field reaches zero, the
		BTBSTP flag in USBFS_DOEP0INTF register will be triggered.
		00: 0 packet
		01: 1 packet
		10: 2 packets
		11: 3 packets
28:20	Reserved	Must be kept at reset value.
19	PCNT	Packet count
		The number of data packets desired to receive in a transfer.
		Program this field before the endpoint is enabled. After the transfer starts, this field
		is decreased automatically by USBFS after each successful data packet reception
		on bus.
18:7	Reserved	Must be kept at reset value.
6:0	TLEN[6:0]	Transfer length
		The total data byte number of a transfer.
		This field is the total data bytes of all the data packets desired to receive in an
		OUT transfer. Program this field before the endpoint is enabled. Each time
		software reads out a packet from the Rx FIFO, this field is decreased by the byte
		size of the packet.



# Device IN endpoint-x transfer length register (USBFS\_DIEPxLEN) (x = 1..3, where $x = endpoint_number$ )

Address offset: 0x910 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	MCFF[1:0]						FCN [e:0]							TLEN[18:16]	
							n	N						rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							             	1							

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	MCPF[1:0]	Multi packet count per frame
		This field indicates the packet count that must be transmitted per frame for
		periodic IN endpoints on the USB. It is used to calculate the data PID for
		isochronous IN endpoints by the core.
		01: 1 packet
		10: 2 packets
		11: 3 packets
28:19	PCNT[9:0]	Packet count
		The number of data packets desired to be transmitted in a transfer.
		Program this field before the endpoint is enabled. After the transfer starts, this field
		is decreased automatically by USBFS after each successful data packet
		transmission.
18:0	TLEN[18:0]	Transfer length
		The total data byte number of a transfer.
		This field is the total data bytes of all the data packets desired to be transmitted in
		an IN transfer. Program this field before the endpoint is enabled. When software
		successfully writes a packet into the endpoint's Tx FIFO, this field is decreased by
		the byte size of the packet.



# Device OUT endpoint-x transfer length register (USBFS\_DOEPxLEN) (x = 1...3, where $x = endpoint_number$ )

Address offset: 0x0B10 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word(32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	π[1:0]	RXDPID/STPCN					TCN [woo]							TLEN[18:16]	
	r/ı	w					r	N						rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							רהוע[וס:0]								

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	RXDPID[1:0]	Received data PID (For isochronous OUT endpoints)
		This field saves the PID of the latest received data packet on this endpoint.
		00: DATA0
		10: DATA1
		Others: Reserved
	STPCNT[1:0]	SETUP packet count (For control OUT Endpoints.)
		This field defines the maximum number of back-to-back SETUP packets this
		endpoint can accept.
		Program this field before setup transfers. Each time a back-to-back setup packet
		is received, USBFS decrease this field by one. When this field reaches zero, the
		BTBSTP flag in USBFS_DOEPxINTF register will be triggered.
		00: 0 packet
		01:1 packet
		10: 2 packets
		11: 3 packets
28:19	PCNT[9:0]	Packet count
		The number of data packets desired to receive in a transfer.
		Program this field before the endpoint is enabled. After the transfer starts, this field
		is decreased automatically by USBFS after each successful data packet reception
		on bus.



18:0 TLEN[18:0]

Transfer length

The total data byte number of a transfer.

This field is the total data bytes of all the data packets desired to receive in an OUT transfer. Program this field before the endpoint is enabled. Each time after software reads out a packet from the RxFIFO, this field is decreased by the byte size of the packet.

# Device IN endpoint-x transmit FIFO status register (USBFS\_DIEPxTFSTAT) (x = 0...3, where x = endpoint\_number)

Address offset: 0x0918 + (endpoint\_number × 0x20)

Reset value: 0x0000 0200

This register contains the information of each endpoint's Tx FIFO.

This register has to be accessed by word (32-bit)

		11115 16	gistei	iias iu	De acc	esseu i	by word	u (32-b	it <i>)</i>						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Reserved	1							
							rved								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							-	:							
							Ë T								
							IEP I F S[15:0]								
								i							

Bits Fields Descriptions

31:16 Reserved Must be kept at reset value.

15:0 IEPTFS[15:0] IN endpoint's Tx FIFO space remaining
IN endpoint's Tx FIFO space remaining in 32-bit words:
0: FIFO is full
1: 1 word available
...
n: n words available

## 28.7.4. Power and clock control register (USBFS\_PWRCLKCTL)


Address offset: 0x0E00 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16



# GD32A490 User Manual



Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	SHCLK	Stop HCLK
		Stop the HCLK to save power.
		0: HCLK is not stopped
		1: HCLK is stopped
0	SUCLK	Stop the USB clock
		Stop the USB clock to save power.
		0: USB clock is not stopped
		1: USB clock is stopped



# 29. Universal serial bus high-speed interface (USBHS)

## 29.1. Overview

USB High-Speed (USBHS) controller provides a USB-connection solution for portable devices. USBHS supports both host and device modes, as well as OTG mode with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol). USBHS provides ULPI interface for external USB PHY integration and it also contains a full-speed USB PHY internal. So for full-speed or low-speed operation, no more external PHY chip is needed. USBHS supports all the four types of transfer (control, bulk, Interrupt and isochronous) defined in USB 2.0 protocol. HUB connection is supported when USBHS operates at high-speed in host mode. There is also a DMA engine operating as an AHB bus master in USBHS to speed up the data transfer between USBHS and system.

## 29.2. Characteristics


- Supports USB 2.0 Host mode at High-Speed(480Mb/s), Full-Speed(12Mb/s) or Low-Speed(1.5Mb/s)
- Supports USB 2.0 device mode at High-Speed(480Mb/s) or Full-Speed(12Mb/s)
- Supports OTG protocol with HNP (Host Negotiation Protocol) and SRP (Session Request Protocol)
- Supports all the 4 types of transfer: control, bulk, Interrupt and isochronous
- Supports high-bandwidth interrupt and isochronous transfers
- Includes USB transaction scheduler in HOST mode to handle USB transaction request efficiently.
- Includes a 4KB FIFO RAM
- Supports 12 channels in host mode.
- Contains 2 transmit FIFOs (periodic and non-periodic) and one receive FIFO (shared by all channels) in host mode
- Contains 6 transmit FIFOs (one for each IN endpoint) and one receive FIFO (shared by all OUT endpoints) in device mode
- Supports PING protocol in host mode when operates at High-Speed
- Supports HUB connection in High-Speed host mode
- Supports 6 OUT and 6 IN Endpoints in device mode
- Supports remote-wakeup in device mode.
- Include a Full-Speed USB PHY with OTG protocol supported.
- Include an internal DMA scheduler and engine to perform data copy between USBHS and system per the application's request
- Time intervals of SOFs is dynamic adjusted in host mode
- Able to output SOF pulse to PAD
- Able to detect ID level and VBUS voltage



Needs external component to supply power for connected USB device in Host mode or OTG A-device.

# 29.3. Block diagram

Figure 29-1. USBHS block diagram



# 29.4. Signal description

Table 29-1. USBHS signal description

IO port	Туре	Description	Note
VBUS	Input	Bus power port	For internal PHY only
DM	Input/Output	Differential D-	For internal PHY only
DP	Input/Output	Differential D+	For internal PHY only
ID	Input	USB identification: Mini	For internal PHY only
		connector identification port	
ULPI_D[7:0]	Input/Output	ULPI Data line	For external ULPI PHY
ULPI_NXT	Input	ULPI next line	For external ULPI PHY
ULPI_DIR	Input	ULPI Direction	For external ULPI PHY
ULPI_STP	Output	ULPI Stop	For external ULPI PHY
ULPI_CLK	Input	ULPI Clock	For external ULPI PHY

# 29.5. Function overview

# 29.5.1. USBHS PHY selection, clocks and working modes

USBHS can operate as a host, a device or a DRD (Dual-Role-Device) and supports two types



of connection: internal full-speed PHY and external ULPI PHY. The application chose to use either the internal embedded Full-Speed PHY or the external ULPI PHY according to the demand.

As shown in <u>Table 29-2. USBHS supported speeds</u>, with internal PHY, the maximum speed supported by USBHS is full-speed, while using an external high-speed ULPI PHY, USBHS supports high-speed. The application may also limit the maximum speed of external ULPI PHY to full-speed using SPDFSLS bit in USBHS\_HCTL register in host mode or DS[1:0] in USBHS\_DCFG register in device mode.

Table 29-2. USBHS supported speeds

Register configuration		Host supported speed	Device support speed
EMBPHY=1 (Internal PHY)		Full-Speed Low-Speed	Full-Speed
EMBPHY=0 (External ULPI PHY)	DS =01 (device mode) SPDFSLS=1(ho st mode)	Full-Speed Low-Speed	Full-Speed
	DS =00(device mode) SPDFSLS=0(ho st mode)	High-Speed Full-Speed Low-Speed	High-Speed Full-Speed

The application control the working modes of USBHS: force host, force device by set FHM and FDM bits in USBHS\_GUSBCS register. When both bits are cleared, USBHS works in OTG mode, which is the default mode after system reset.

#### Internal Full-Speed PHY


USBHS includes an internal Full-Speed PHY. The internal PHY supports Full-Speed and Low-Speed in host mode, and Full-speed in device mode, supports OTG protocol with HNP and SRP. Software needs to set EMBPHY bit in USBHS\_GUSBCS register to use this PHY. If internal full-speed PHY is selected, the USB clock used for the USBHS needs to be 48MHz. This 48MHz USB clock is generated from internal clocks in system, and its source and divider factors are configurable in RCU.

The pull-up and pull-down resistors are already integrated into the internal PHY and controlled by USBHS automatically based on the current mode (host, device or OTG mode) and connection status. A typical connection using internal PHY is shown in <u>Figure 29-2.</u> Connection using internal embedded PHY with host or device mode.



VDD \_\_\_\_\_

Figure 29-2. Connection using internal embedded PHY with host or device mode



When USBHS works in host mode (FHM bit is set and FDM bit is cleared), the VBUS is 5V power pin defined in USB protocol. The internal PHY cannot supply 5V VBUS power and only has some voltage comparers, charge and dis-charge circuit on VBUS line. If application needs to supply USB power, an external power supply IC is needed. The VBUS connection between USBHS and the USB connector can be omitted in host mode because USBHS doesn't detect the voltage level on VBUS pin and always assumes that the 5V power is present.

When USBHS works in device mode (FHM bit is cleared and FDM bit is set), the VBUS detection circuit is decided by VBUSIG bit in USBHS\_GCCFG register. If the device does not need to detect the voltage on VBUS pin, it may set the VBUSIG bit and free the VBUS pin for other use. Otherwise, the VBUS connection cannot be omitted, and USBHS continuously monitor the VBUS voltage and will immediately switch off the pull-up resistor on DP line once the VBUS voltage falls below the needed valid value. This will cause a disconnection.

The OTG mode connection is described in the *Figure 29-3. Connection using internal embedded PHY with OTG mode*. When USBHS works in OTG mode, the FHM, FDM bits in USBHS\_GUSBCS and VBUSIG bit in USBHS\_GCCFG should be cleared. In this mode, the USBHS needs all the four pins: DM, DP, VBUS and ID, and uses several voltage comparers to monitor the voltage on these pins. USBHS also includes VBUS charge and discharge circuit to perform SRP request described in OTG protocol. The OTG A-Device or B-Device is decided by the level of ID pins. USBHS controls the pull-up or pull-down resistor during the HNP protocol.






Figure 29-3. Connection using internal embedded PHY with OTG mode


### **External ULPI PHY**

As shown in <u>Figure 29-4. Connection using external ULPI PHY</u>, USBHS provides a ULPI interface for external PHY integration. An external High-Speed ULPI PHY is needed to support high-speed USB applications. With external ULPI PHY, USBHS supports high-speed host and device, all the modes described in internal Full-Speed PHY.

Software needs to clear the EMBPHY bit in USBHS\_GUSBCS register to enable the ULPI interface. When ULPI mode enabled, the USB clock which introduced from the ULPI\_CLK pin needs to be 60MHz.Software can switch on or off the 60MHz ULPI clock in RCU.



Figure 29-4. Connection using external ULPI PHY




### 29.5.2. USB host function

#### **USB Host Port State**

Host application may control state of the USB port via USBHS\_HPCS register. As shown in *Figure 29-5. State transition diagram of host port*, after system initialization the USB port, keep it at power-off state. After PP bit is set by software, the USB PHY (either internal or external) is powered on, and the USB port changes into disconnected state. After a connection is detected, USB port changes into connected state. The USB port changes into enabled state after a port reset is performed on USB bus.

Figure 29-5. State transition diagram of host port





#### Connection, Reset and Speed identification

As a USB host, USBHS will trigger a connection flag for application after a connection is detected and will trigger disconnection flag after a disconnection event.

PRST bit is used for USB reset sequence. Application may set this bit to start a USB reset and clear this bit to finish the USB reset. This bit only takes effect when port is at connection or enabled state.

The USBHS performs speed identification during connection and reset, and the speed information is reported in PS[1:0] bits in USBHS\_HPCS register.

If the maximum supported speed is configured to full-speed (SPDFSLS = 1), USBHS only performs speed-identification during device connection process and it identifies the device speed from the voltage level of DM or DP. As is described in USB protocol, full-speed device pulls up DP line while low-speed device pulls up DM line.

If the maximum supported speed is configured to high-speed (SPDFSLS = 0), USBHS first performs speed-identification during connection. If a full-speed connection is detected, the USBHS will try to perform high-speed identification (CHIRP sequence described in USB 2.0 protocol) during each USB reset sequence after the connection event. So the application on host should perform a USB reset after a connection event and check the PS[1:0] bits again if it desires to support high-speed device.

#### Suspend and resume

USBHS supports suspend state and resume operation. When USBHS port is at enabled state, writing 1 to PSP bit in USBHS\_HPCS register will cause USBHS to enter suspend state. In suspend state, USBHS stops sending SOFs on USB bus and this will cause the connected USB device to enter suspend state after 3ms. Application can set the PREM bit in USBHS\_HPCS register to start a resume sequence to wake up the suspended device and clear this bit to stop the resume sequence. The WKUPIF bit in USBHS\_GINTF and the USBHS wake up interrupt will be triggered if a host in suspend state detects a remote wakeup signal.

#### SOF generate

USBHS sends SOF tokens on USB bus in host mode. As described in USB 2.0 protocol, SOF packets are generated (by the host controller or hub transaction translator) every 1ms for full-speed links, and every 125 µs for high-speed links.

Each time after USBHS enters into enabled state, it will send SOF packet using the time defined by USB 2.0 protocol. While, application may adjust the length of a frame or a microframe by writing to FRI[15:0] in USBHS\_HFT registers. The FRI bits define the number of USB clock cycles in a frame or micro-frame and application should calculate the value based on the frequency of USB clock used by USBHS. The FRT[14:0] bits reflect the remaining clock cycles of the current frame or micro-frame and stops to change during suspend state.

USBHS is able to generate a pulse signal each SOF packet and output it to a pin. The pulse



length is 16 HCLK cycle. If application desires to use this function, it needs to set SOFOEN bit in USBHS GCCFG register and configure the related pin registers in GPIO.

#### **USB Channels and Transactions**

USBHS includes 12 independent channels in host mode. Each channel is able to communicate with an endpoint in USB device. The transfer type, direction, packet length and other information is configured in channel related registers such as USBHS\_HCHxCTL and USBHS\_HCHxLEN.

USBHS supports all the four kinds of transfer types: control, bulk, interrupt and isochronous. USB 2.0 protocol divides these transfers into 2 kinds: non-periodic transfer (control and bulk) and periodic transfer (interrupt and isochronous). Based on this, USBHS includes two request queues: periodic request queue and non-periodic request queue, in order to perform efficient transaction schedule. A request entry in a request queue described above may represent a USB transaction request or a channel operation request.

In non-DMA mode, application needs to write packet into data FIFO via AHB register interface if it wants to start an OUT transaction on USB bus. USBHS hardware will automatically generate a transaction request entry in request queue after the application writes a whole packet. In DMA mode, application only needs to configure the channel property and channel data buffer address, and the DMA engine in USBHS performs the packet data copy and request entry generation. USBHS automatically generate IN request entries when the application enable an IN channel.

The request entries in request queue are processed in order by transaction control module. USBHS always try to process periodic request queue first, then process non-periodic request queue.

After a start of frame USBHS begins to process periodic queue until the queue is empty or bus time required by the current periodic request is not enough, and then process the non-periodic queue. This strategy ensures the bandwidth of periodic transactions in a frame or micro-frame. Each time the USBHS reads and pop a request entry from request queue. If this is a channel disable request, it immediately disables the channel and prepare to process next entry.

If the current request is a transaction request and the USB bus time is enough for this transaction, USBHS will employ SIE to generate this transaction on USB bus.

When the required bus time by the current request is not enough in the current frame, if this is a periodic request, USBHS stops the processing of periodic queue and starts to process non-periodic request. If this is a non-periodic queue the USBHS will stop to process any queue and wait until the end of current frame.

#### 29.5.3. USB device function

**USB Device Connection** 



In device mode USBHS stays at power-off state after initialization. After connected to a USB host with 5V power supply present on VBUS pin or setting VBUSIG bit in USBHS\_GCCFG register, USBHS enters into powered state. USBHS begins to switch on the pull-up resistor on DP line, host side will detect a connection event.

#### Reset and Speed-Identification

The USB host always starts a USB reset after it detects a device connection, USBHS in device mode will trigger a reset interrupt for software after it detects the reset event on USB bus.

If the maximum supported speed is configured to full-speed (DS[1:0] = 01 in USBHS\_DCFG register), USBHS will operate as a full-speed device. If the maximum supported speed is configured to high-speed (DS[1:0] = 00 in USBHS\_DCFG register), USBHS device tries to start a speed-identification (a chirp handshake described in USB 2.0 protocol) with host during reset sequence. If the chirp handshake with host successes, the device enters high-speed mode, otherwise, remains at full-speed mode.

After reset sequence, speed-identification process completes, USBHS triggers an ENUMF interrupt in USBHS\_GINTF register and reports current enumerated device speed in ES bits in USBHS\_DSTAT register. If software want to implement a high-speed device, it must wait ENUMF interrupt first, then read the ES[1:0] bits to get the speed-identification result.

As required by USB 2.0 protocol, USBHS doesn't support Low-Speed in device mode.

## Suspend and Wake-up

A USB device will enter into suspend state after the USB bus stays at IDLE state and has no change on data lines for 3ms. When USB device is in suspend state, software can switch off most of its clock to save power. The USB host is able to wake up the suspended device by generating a resume signal on USB bus. USBHS is able to detect the resume signal and triggers the WKUPIF flag in USBHS\_GINTF register and the USBHS wake up interrupt.

In suspend mode, USBHS is also able to remote wake-up the USB bus. Software may set RWKUP bit in USBHS\_DCTL register to sends a remote-wake-up signal, and if remote-wake up is supported in USB host, the host will begin to send resume signal on USB bus.

#### **Soft Disconnection**

USBHS supports soft disconnection. After the device is power on, USBHS will switch on the pull-up resistor on DP line and this will cause the host to detect the connection. Then, software is able to force a disconnection by setting the SD bit in USBHS\_DCTL register. After the SD bit is set, if the current device speed is high-speed, USBHS will first return back to full-speed device and then switch off the pull-up resistor on DP line, and if current speed is full-speed, USBHS will directly switch off the pull-up resistor. This will cause USB host to detect a disconnection on USB bus.

#### SOF tracking

When USBHS receives a SOF packet from USB bus, it triggers a SOF interrupt and begins to count the bus time by using local USB clock. The frame number of the current frame is



reported in FNRSOF[13:0] in USBHS\_DSTAT register. When the USB bus time reaches EOF1 or EOF2 point (End of Frame, described in USB 2.0 protocol), USBHS will trigger a interrupt EOPFIF in USBHS\_GINTF register. Software is able to use these flags and registers to get current bus time and position information.

#### 29.5.4. OTG function overview

USBHS supports OTG function described in OTG protocol 1.3; OTG function includes SRP and HNP protocols.

#### A-Device and B-Device

A-Device is an OTG capable USB device with a Standard-A or Micro-A plug inserted into its receptacle. The A-Device supplies power for VBUS and it is host at the start of a session. B-Device is an OTG capable USB device with a Standard-B, Micro-B or Mini-B plug inserted into its receptacle, or a captive cable ending in a Standard-A plug. The B-Device is a peripheral at the start of a session. USBHS uses the voltage level of ID pin to judge A-Device or B-Device. The ID status is reported in IDPS bit in USBHS\_GOTGCS register. For the details of states transfer between A-Device and B-Device, please refer to OTG 1.3 protocol.

#### **HNP**

The Host Negotiation Protocol (HNP) allows the host function to be transferred between two directly connected On-The-Go devices and eliminates the need for a user to switch the cable connections in order to allow a change in control of communications between the devices. HNP will typically be initiated by the user or an application on the On-The-Go B-device. HNP may only be implemented through the Micro-AB receptacle on a device.

Since On-The-Go devices have a Micro-AB receptacle, an On-The-Go device can default to being either Host or Peripheral, depending upon which type of plug (Micro-A plug for Host, Micro-B plug for Peripheral) is inserted. By utilizing the Host Negotiation Protocol (HNP), an On-The-Go B-Device, which is the default Peripheral, may make a request to be Host. The process for this exchange of the role of Host is described in this section. This protocol eliminates the need for the user to swap the cable connection in order to change the roles of the connected devices.

When USBHS is in OTG A-Device host mode and it wants to give up its host role, it may first set PSP bit in USBHS\_HPCS register to make the USB bus enter suspend status. Then, the B-device will enter suspend state after 3ms. If the B-Device wants to changes to host, software needs to set HNPREQ bit in USBHS\_GOTGCS register and the USBHS will begin to perform HNP protocol on bus, and at last, the result of HNP is reported in HNPS bit in USBHS\_GOTGCS register. Besides, software is always able to get the current role (host or peripheral) from COPM bit in USBHS\_GINTF register.

#### **SRP**

The Session Request Protocol (SRP) allows a B-Device to request the A-Device to turn on VBUS and start a session. This protocol allows the A-Device, which may be battery powered,



to conserve power by turning VBUS off when there is no bus activity while still providing a means for the B-Device to initiate bus activity. As described in OTG protocol, an OTG device must compare VBUS voltage with several threshold values and the compare result is reported in ASV and BSV bits in USBHS\_GOTGCS register.

Software may set SRPREQ bit in USBHS\_GOTGCS register to start a SRP request when USBHS is in B-Device OTG mode and USBHS will generate a success flag SRPS in USBHS\_GOTGCS register if the SRP request successes.

When USBHS is in OTG A-Device mode and it detects an SRP request from a B-Device, it sets a SESIF flag in USBHS\_GINTF register. The software should prepare to switch on the 5V power supply for VBUS pin after it gets this flag.


#### 29.5.5. Data FIFO

The USBHS include a 4K bytes data FIFO to store packet data. The data FIFO is implemented by using an internal SRAM in USBHS.

#### **Host Mode**

In host mode the data FIFO space is divided into 3 parts: Rx FIFO for received packet, Non-Periodic Tx FIFO for non-period transmission packet and Periodic Tx FIFO for periodic transmission packet. All IN channels shares the Rx FIFO for receiving packets. All the periodic OUT channels share the periodic Tx FIFO to transmit packets. All the non-periodic OUT channels share the non-Periodic FIFO for transmit packets. Software should configure the size and start offset of these data FIFOs by use these registers: USBHS\_GRFLEN, USBHS\_HNPTFLEN and USBHS\_HPTFLEN. The <u>Figure 29-6. HOST mode FIFO space in SRAM</u> describes the structure of these FIFOs in SRAM. The values in the figure are in term of 32-bit words.

Figure 29-6. HOST mode FIFO space in SRAM




In DMA mode, DMA engine is responsible for packet data copy between system memory and the internal data FIFOs. In non-DMA mode the application needs to manually write packet data into or read packet from the data FIFOs. USBHS provides a special register area for software to write and read the internal data FIFO. The *Figure 29-7. Host mode FIFO access* 



<u>register map</u> describes the register memory area for data FIFO access. The addresses in the figure are in term of byte. Each channel has its own FIFO access register space, although all Non-periodic channels share the same FIFO and all the Periodic channels share the same FIFO. This is important for USBHS to know the current pushed packet belongs to which channel. Rx FIFO is also able to be accessed by using USBHS\_GRSTATR/USBHS\_GRSTATP register.

Figure 29-7. Host mode FIFO access register map




#### **Device mode**

In device mode, the data FIFO is divided into several parts: one Rx FIFO, and 6 Tx FIFOs (one for each IN endpoint). All the OUT endpoints share the Rx FIFO for receiving packets. Software should configure the size and start offset of these data FIFOs by using USBHS\_GRFLEN and USBHS\_DIEPxTFLEN (x=0...5) registers. The *Figure 29-8. Device mode FIFO space in SRAM* describes the structure of these FIFOs in SRAM. The values in the figure are in term of 32-bit words.




Figure 29-8. Device mode FIFO space in SRAM



In DMA mode, DMA engine is responsible for packet data copy between system memory and the internal data FIFOs. In non-DMA mode the application needs to manually write packet data into or read packet from the data FIFOs. USBHS provides a special register area for software to write and read the internal data FIFO. The *Figure 29-9. Device mode FIFO* access register map describes the register memory area for data FIFO access. The addresses in the figure are in term of byte. Each endpoint has its own FIFO access register space. Rx FIFO is also able to be accessed by using USBHS\_GRSTATR/USBHS\_GRSTATP register.

Figure 29-9. Device mode FIFO access register map





#### 29.5.6. DMA function

This section describes the DMA scheduler and DMA engine in USBHS.

#### **DMA Requests and Scheduler**

DMA function is enabled by setting DMAEN bit in USBHS\_GAHBCS register. When an IN/OUT channel or IN endpoint is properly configured and enabled, or the Rx FIFO is not empty, USBHS will generate DMA request. There is a DMA scheduler in USBHS responsible for responding to theses DMA requests.

There may be several requests simultaneously and the DMA scheduler arbitrates among these requests. These requests are sorted into 3 kinds: Rx FIFO DMA request, periodic transfer DMA requests and non-periodic transfer DMA requests. Rx FIFO DMA request takes the highest priority, and periodic transfer DMA requests take the medium priority, and non-periodic transfer DMA requests take the lowest priority when arbitration. DMA scheduler performs round-robin arbitration method within the periodic or non-periodic transfer DMA requests.

As is described above, DMA will automatically handle the Rx FIFO not empty event, so software should ignore the RXFNEIF flag in USBHS GINTF register in DMA mode.

#### **DMA Engine**

#### Receive:

In host or device mode, once Rx FIFO DMA request gets arbitration, DMA engine begins to read a packet or a status entry form Rx FIFO. For data packet, DMA write the data into the specified system address configured in the HCHxDMAADDR register or DIEPxDMAADDR/DOEPxDMAADDR register. For status entry, DMA will generate the specified flags or interrupts on related channels or endpoints.

#### Host Transfer:

When a periodic or non-periodic IN channel DMA request gets arbitration, DMA writes IN request entries into the periodic or non-periodic request queue. After the desired IN transfers completes, or an AHB/USB bus error occurs, DMA halts the specified channel and generate TF and CH flags in USBHS\_HCHxINTF register. The received packet during IN transfers copied into system memory after the Rx FIFO DMA request is generated, as described above.

When an OUT periodic or non-periodic channel DMA request gets arbitration, DMA reads packet data from system memory and writes to internal Tx FIFO. DMA always writes an OUT request entry into the request queue when it finishes a packet data copying. After the desired OUT transfers completes, or an AHB/USB bus error occurs, DMA halt the specified channel and generate TF and CH flags in USBHS\_HCHxINTF register.

#### Device Transfer:

In device mode, when an IN endpoint DMA request gets arbitration, DMA reads packet data from system memory and writes to the endpoint's Tx FIFO. When USBHS gets an IN token on an IN endpoint, it transmits the packet copied by DMA engine.



### 29.5.7. Operation guide

This section describes the advised operation guide for USBHS.

#### Host mode

### Global register initialization sequence

- Program USBHS\_GAHBCS register according to application's demand, such as: whether
  to enable DMA, burst type of DMA transfer and the TxFIFO's empty threshold, etc.
  GINTEN bit should be kept cleared at this time.
- Program USBHS\_GUSBCS register according to application's demand, such as: the operation mode (host, device or OTG) and some parameters of OTG, ULPI and USB protocols.
- 3. Program USBHS\_GCCFG register according to application's demand.
- Program USBHS\_GRFLEN, USBHS\_HNPTFLEN\_DIEP0TFLEN and USBHS\_HPTFLEN registers to configure the data FIFOs according to application's demand.
- 5. Program USBHS\_GINTEN register to enable Mode Fault and Host Port interrupt and set GINTEN bit in USBHS\_GAHBCS register to enable global interrupt.
- Program SPDFSLS bit in USBHS\_HCTL register to select whether to limit the device speed to full-speed.
- 7. Program USBHS HPCS register and set PP bit.
- 8. Wait for a device's connection, and once a device is connected, the connection interrupt PCD in USBHS\_HPCS register will be triggered. Then set PRST bit to perform a port reset. Wait for at least 10ms and then clear PRST bit.
- Wait PEDC interrupt in USBHS\_HPCS register and then read PE bit to ensure that the
  port is successfully enabled. Read PS[1:0] bits to get the connected device's speed and
  then program USBHS\_HFT register if software want to change the SOF interval.

#### Channel initialization and enable sequence

- 1. Program USBHS\_HCHxCTL register with desired transfer type, direction, packet size, etc. Ensure that CEN and CDIS bits keep cleared during configuration.
- 2. Program USBHS\_HCHxINTEN register. Set the desired interrupt enable bits.
- 3. If DMA is enabled, program USBHS\_HCHxDMAADDR register.
- 4. Program USBHS\_HCHxLEN register. PCNT is the number of packets in a transfer and TLEN is the total byte number of all the transmitted or received packets in a transfer.
  - For OUT channel: If PCNT=1, the single packet's size is equal to TLEN. If PCNT>1, the



former PCNT-1 packets are considered as max-packet-length packets whose size are defined by MPL field in USBHS\_HCHxCTL register, and the last packet's size is calculated based on PCNT, TLEN and MPL. If software wants to send out a zero-length packet, it should program TLEN=0, PCNT=1.

For IN channel: Because the application doesn't know the actual received data size before the IN transaction finishes, software may program TLEN as a maximum possible value supported by Rx FIFO.

5. Set CEN bit in USBHS\_HCHxCTL register to enable the channel.

#### Channel disable sequence

Software can disable the channel by setting both CEN and CDIS bits at the same time. USBHS will generate a channel disable request entry in request queue after the register setting operation. When the request entry reaches to the top of request queue, it is processed by USBHS immediately:

For OUT channel, the specified channel will be disabled immediately. Then, a CH flag will be generated and the CEN and CDIS bits will be cleared by USBHS.

For IN channels, USBHS pushes a channel disable status entry into Rx FIFO. Software should then handle the Rx FIFO not empty event: read and pop this status entry, then, a CH flag will be generated and the CEN and CDIS bits will be cleared.

#### IN transfers operation sequence with DMA disabled

- 1. Initialize USBHS global registers.
- 2. Initialize the channel.
- 3. Enable the channel.
- 4. After the IN channel is enabled by software, USBHS generates a Rx request entry in the corresponding request queue.
- When the Rx request entry reaches to the top of the request queue, USBHS begins to process this request entry. If bus time for the IN transaction indicated by the request entry is enough, USBHS starts the IN transaction on USB bus.
- If the IN transaction finishes successfully (ACK handshake received), USBHS pushes the received data packet into the Rx FIFO and triggers ACK flag. Otherwise, the status flag (NAK) report the transaction result.
- 7. If the IN transaction described in step 5 is successful and PCNT is larger than 1 in step2, software should return to step 3 and continues to receive the remaining packets. If the IN transaction described in step 5 is not successful, software should return to step 3 to rereceive the packet again.
- 8. After all the transactions in a transfer are successful received on USB bus, USBHS push a TF status entry into the Rx FIFO on top of the last packet data. After software reads and



pops all the received data packet, and at last, the TF status entry, USBHS generates TF flag to indicate that the transfer successfully finishes.

9. Disable the channel. Now the channel is in IDLE state and is ready for other transfers.

### IN transfers operation sequence with DMA enabled

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the channel.
- 3. After the IN channel is enabled by software, USBHS begins to generate Rx request entry in the corresponding request queue.
- 4. USBHS processes the request entries in request queue one by one and perform the indicated IN transactions on USB bus.
- 5. When a IN transaction gets a NAK handshake, the DMA is able to re-send IN tokens automatically until that USBHS get the desired number of packets.
- 6. After USBHS gets the desired number of packets specified by PCNT in USBHS\_HCHxLEN register, USBHS generates TF and CH flags to indicate that the transfer successfully finishes and the channel is disabled. If USB bus error or DMA write error occurs during these transactions, DMA will trigger related error flags, stops the processing for this channel, disable this channel and at last, trigger the CH flag.

**Note:** In DMA mode, software should not enable or process the RXFNEIF interrupt because the DMA will automatically process the Rx FIFO.

#### **OUT transfers operation sequence with DMA disabled**

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the channel.
- 3. Write a packet into the channel's Tx FIFO (Periodic Tx FIFO or non-periodic Tx FIFO). After the whole packet data is written into the FIFO, USBHS generates a Tx request entry in the corresponding request queue and decrease the TLEN field in USBHS\_HCHxLEN register with the written packet's size.
- 4. When the request entry reaches to the top of the request queue, USBHS begins to process this request entry. If bus time for the transaction indicated by the request entry is enough, USBHS starts the OUT transaction on USB bus.
- 5. When the OUT transaction indicated by the request entry finishes on USB bus, PCNT in USBHS\_HCHxLEN register is decreased by 1. If the transaction finishes successfully (ACK handshake received), the ACK flag is triggered. Otherwise, the status flag (NAK) report the transaction result.
- 6. If the OUT transaction described in step 5 is successful and PCNT is larger than 1 in step2, software should return to step 3 and continues to send the remaining packets. If the OUT transaction described in step 5 is not successful, software should return to step



3 to resend the packet again.

- After all the transactions in a transfer are successful sent on USB bus, USBHS generates
   TF flag to indicate that the transfer successfully finishes.
- 8. Disable the channel. Now the channel is in IDLE state and is ready for other transfers.

### **OUT transfers operation sequence with DMA enabled**

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the channel.
- 3. DMA in USBHS begins to fetch packets from the address specified by DMAADDR in USBHS\_HCHxDMAADDR register and write them into the channel's Tx FIFO (Periodic Tx FIFO or non-periodic Tx FIFO). Each time a whole packet data is written into the FIFO, USBHS generates a Tx request entry in the corresponding request queue and decrease the TLEN field in USBHS\_HCHxLEN register with the written packet's size.
- 4. USBHS processes the request entries in request queue one by one and sends out the indicated transactions on USB bus.
- 5. When a transaction gets a NAK or NYET handshake, the DMA is able to re-fetch and resend the packet as well as perform PING protocol automatically.
- 6. If all the transactions are successful sent on USB bus, USBHS generates TF and CH flags to indicate that the transfer successfully finishes and the channel is disabled. If USB bus error or DMA fetch error occurs during these transactions, DMA will trigger related error flags, stops the processing for this channel, disable this channel and at last, trigger the CH flag.

**Note:** In DMA mode, software should not enable or process the RXFNEIF interrupt because the DMA will automatically process the Rx FIFO.

### **Device mode**

#### Global register initialization sequence

- Program USBHS\_GAHBCS register according to application's demand, such as: whether
  to enable DMA, burst type of DMA transfer and the TxFIFO's empty threshold, etc.
  GINTEN bit should be kept cleared at this time.
- Program USBHS\_GUSBCS register according to application's demand, such as: the operation mode (host, device or OTG) and some parameters of OTG, ULPI and USB protocols.
- 3. Program USBHS GCCFG register according to application's demand.
- Program USBHS\_GRFLEN, USBHS\_HNPTFLEN\_DIEP0TFLEN and USBHS\_DIEPxTFLEN registers to configure the data FIFOs according to application's demand.



- 5. Program USBHS\_GINTEN register to enable Mode Fault, Suspend, SOF, Enumeration Done and USB Reset interrupt and then, set GINTEN bit in USBHS\_GAHBCS register to enable global interrupt.
- 6. Program USBHS\_DCFG register according to application's demand, such as the device speed and device address, etc.
- 7. After the device is connected to a host, the host will perform port reset on USB bus and this will trigger the RST interrupt in USBHS\_GINTF register.
- 8. Wait for ENUMF interrupt in USBHS\_GINTF register and then read ES[1:0] bits in USBHS DSTAT register to get the current enumerated device speed.

### Endpoint initialization and enable sequence

- Program USBHS\_DIEPxCTL or USBHS\_DOEPxCTL register with desired transfer type, packet size, etc.
- 2. Program USBHS\_DIEPINTEN or USBHS\_DOEPINTEN register. Set the desired interrupt enable bits.
- 3. If DMA is enabled, program USBHS\_DIEPxDMAADDR or USBHS\_DOEPxDMAADDR register.
- Program USBHS\_DIEPxLEN or USBHS\_DOEPxLEN register. PCNT is the number of packets in a transfer and TLEN is the total byte number of all the transmitted or received packets in a transfer.

For IN endpoint: If PCNT=1, the single packet's size is equal to TLEN. If PCNT>1, the former PCNT-1 packets are considered as max-packet-length packets whose size are defined by MPL field in USBHS\_DIEPxCTL register, and the last packet's size is calculated based on PCNT, TLEN and MPL. If software wants to send out a zero-length packet, it should program TLEN=0, PCNT=1.

For OUT endpoint: Because the application doesn't know the actual received data size before the OUT transaction finishes, software may program TLEN as a maximum possible value supported by Rx FIFO.

5. Set EPEN bit in USBHS\_DIEPxCTL or USBHS\_DOEPxCTL register to enable the endpoint.

### **Endpoint disable sequence**

Software can disable the endpoint anytime when clearing the EPEN bit in USBHS\_DIEPxCTL or USBHS\_DOEPxCTL register.

### IN transfers operation sequence with DMA disabled

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the IN endpoint.



- Write packets into the endpoint's Tx FIFO. Each time a data packet is written into the FIFO, USBHS decreases the TLEN field in USBHS\_DIEPxLEN register with the written packet's size.
- 4. When an IN token is received, USBHS transmit the data packet, and after the transaction finishes on USB bus, PCNT in USBHS\_DIEPxLEN register is decreased by 1. If the transaction finishes successfully (ACK handshake received), the ACK flag is triggered. Otherwise, the status flags report the transaction result.
- 5. After all the data packets in a transfer are successful sent on USB bus, USBHS generates TF flag to indicate that the transfer successfully finishes and disable the IN endpoint.

### IN transfers operation sequence with DMA enabled

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the IN endpoint.
- 3. DMA in USBHS begins to fetch packets from the address specified by DMAADDR in USBHS\_DIEPxDMAADDR register and write them into the IN endpoint's Tx FIFO. Each time a whole packet data is written into the FIFO, USBHS decreases the TLEN field in USBHS\_DIEPxLEN register with the written packet's size.
- 4. When an IN token is received, USBHS transmit the data packet, and after the transaction finishes on USB bus, PCNT in USBHS\_DIEPxLEN register is decreased by 1. If the transaction finishes successfully (ACK handshake received), the ACK flag is triggered. Otherwise, the status flags report the transaction result.
- If all the transactions are successful sent on USB bus, USBHS generates TF and EPDIS
  flags to indicate that the transfer successfully finishes and the endpoint is disabled. If USB
  bus error or DMA fetch error occurs during these transactions, DMA will trigger related
  error flags.

**Note:** In DMA mode, software should not enable or process the RXFNEIF interrupt because the DMA will automatically process the Rx FIFO.

### **OUT transfers operation sequence with DMA disabled**

- 1. Initialize USBHS global registers.
- 2. Initialize the endpoint and enable the endpoint.
- 3. When an OUT token is received, USBHS receive the data packet or response with an NAK handshake based on the status of Rx FIFO and register configuration. If the transaction finishes successfully (USBHS receives and saves the data packet into Rx FIFO successfully and sends ACK handshake on USB bus), PCNT in USBHS\_DOEPxLEN register is decreased by 1 and the ACK flag is triggered, otherwise, the status flags report the transaction result.
- 4. After all the data packets in a transfer are successful received on USB bus, USBHS push a TF status entry into the Rx FIFO on top of the last packet data. After software reads and



pops all the received data packet, and at last, the TF status entry, USBHS generates TF flag to indicate that the transfer successfully finishes and disable the OUT endpoint.

### **OUT transfers operation sequence with DMA enabled**

- 1. Initialize USBHS global registers.
- 2. Initialize and enable the OUT endpoint.
- 3. When an OUT token received, USBHS receive the data packet or response with an NAK handshake based on the status of Rx FIFO and register configuration. If the transaction finishes successfully (USBHS receives and saves the data packet into Rx FIFO successfully and sends ACK handshake on USB bus), PCNT in USBHS\_DOEPxLEN register is decreased by 1 and the ACK flag is triggered, otherwise, the status flags report the transaction result.
- 4. If all the transactions are successful received on USB bus, USBHS generates TF and EPDIS flags to indicate that the transfer successfully finishes and the endpoint is disabled. If USB bus error or DMA write error occurs during these transactions, DMA will trigger related error flags.

**Note:** In DMA mode, software should not enable or process the RXFNEIF interrupt because the DMA will automatically process the Rx FIFO.

### 29.6. Interrupts

USBHS has four interrupts: global interrupt, wake-up interrupt, endpoint1 IN interrupt and endpoint1 OUT interrupt.

Global interrupt is the main interrupt software should process, the source flags of the global interrupt are readable in USBHS\_GINTF register and listed in the <u>Table 29-3. USBHS</u> global interrupt.

Table 29-3. USBHS global interrupt

Interrupt Flag	Description	Operation Mode
SESIF	Session interrupt	Host or device mode
DISCIF	Disconnect interrupt flag	Host Mode
IDPSC	ID pin status change	Host or device mode
PTXFEIF	Periodic Tx FIFO empty interrupt flag	Host Mode
HCIF	Host channels interrupt flag	Host Mode
HPIF	Host port interrupt flag	Host Mode
ISOONCIF/PXNCIF	Periodic transfer Not Complete Interrupt	Host or device mode
	flag /	
	Isochronous OUT transfer Not Complete	
	Interrupt Flag	
ISOINCIF	Isochronous IN transfer Not Complete	Device mode
	Interrupt Flag	





Interrupt Flag	Description	Operation Mode
OEPIF	OUT endpoint interrupt flag	Device mode
IEPIF	IN endpoint interrupt flag	Device mode
EOPFIF	End of periodic frame interrupt flag	Device mode
ISOOPDIF	Isochronous OUT packet dropped interrupt	Device mode
	flag	
ENUMF	Enumeration finished	Device mode
RST	USB reset	Device mode
SP	USB suspend	Device mode
ESP	Early suspend	Device mode
GONAK	Global OUT NAK effective	Device mode
GNPINAK	Global IN Non-Periodic NAK effective	Device mode
NPTXFEIF	Non-Periodic Tx FIFO empty interrupt flag	Host Mode
RXFNEIF	Rx FIFO non-empty interrupt flag	Host or device mode
SOF	Start of frame	Host or device mode
OTGIF	OTG interrupt flag	Host or device mode
MFIF	Mode fault interrupt flag	Host or device mode

Wake up interrupt is able to be triggered when USBHS is in suspend state, even when the USBHS's clocks are stopped. The source of the wake up interrupt is WKUPIF bit in USBHS\_GINTF register.

Endpoint 1 IN/OUT interrupts are two special interrupts for endpoint 1. Application can use these two interrupts to make a quick response to the events on endpoint 1. The two interrupts are individually enabled by USBHS\_DEP1INT register. And the source of these two interrupts also come from USBHS\_DIEP1INTF and USBHS\_DOEP1INTF registers, but the enable bits for these flags to generate Endpoint 1 IN/OUT interrupts are in USBHS\_DIEP1INTEN and USBHS\_DOEP1INTEN registers.




# 29.7. Register definition

USBHS start address: 0x4004 0000

# 29.7.1. USBHS global registers

### Global OTG control and status register (USBHS\_GOTGCS)

Address offset: 0x0000 Reset value: 0x0000 0800



Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19	BSV	B-Session Valid (described in OTG protocol).
		0: Vbus voltage level of a OTG B-device is below VBSESSVLD
		1: Vbus voltage level of a OTG B-Device is not below VBSESSVLD
		Note: Only accessible in OTG B-Device mode.
18	ASV	A- session valid
		A-host mode transceiver status.
		0: Vbus voltage level of a OTG A-device is below VASESSVLD
		1: Vbus voltage level of a OTG A-device is below VASESSVLD
		The A-device is as host default at the start of a session.
		Note: Only accessible in OTG A-Device mode.
17	DI	Debounce interval
		Debounce interval of a detected connection.
		0: Indicates the long debounce interval, when a plug-on and connection occur on
		USB bus
		1: Indicates the short debounce interval, when a soft connection is used in HNP
		protocol.



algabevice		ODSZA+30 OSCI Walidai
		Note: Only accessible in host mode.
16	IDPS	ID pin status  Voltage level of connector ID pin  0: USBHS is in A-device mode  1: USBHS is in B-device mode  Note: Accessible in both device and host modes.
15:12	Reserved	Must be kept at reset value.
11	DHNPEN	Device HNP enable Enable the HNP function of a B-device. If this bit is cleared, USBHS doesn't start HNP protocol when application set HNPREQ bit in USBHS_GOTGCS register. 0: HNP function is not enabled. 1: HNP function is enabled Note: Only accessible in device mode.
10	HHNPEN	Host HNP enable Enable the HNP function of an A-device. If this bit is cleared, USBHS doesn't response to the HNP request from B-device.  0: HNP function is not enabled.  1: HNP function is enabled  Note: Only accessible in host mode.
9	HNPREQ	HNP request This bit is set by software to start a HNP on the USB. Software can clear this bit when HNPEND bit in USBHS_GOTGINTF register is set, by writing zero to it, or clearing the HNPEND bit in USBHS_GOTGINTF register.  0: Don't send HNP request 1: Send HNP request Note: Only accessible in device mode.
8	HNPS	HNP successes This bit is set by the core when HNP successes and cleared when HNPREQ bit is set. 0: HNP fails 1: HNP successes Note: Only accessible in device mode.
7:2	Reserved	Must be kept at reset value.
1	SRPREQ	SRP request This bit is set by software to start a SRP on the USB. Software can clear this bit when SRPEND bit in USBHS_GOTGINTF register is set, by writing zero to it, or clearing the SRPEND bit in USBHS_GOTGINTF register.  0: No session request 1: Session request



Note: Only accessible in device mode.

0 SRPS SRP success

This bit is set by the core when SRP successes and cleared when SRPREQ bit is

set.

0: SRP fails

1: SRP successes

Note: Only accessible in device mode.

# Global OTG interrupt flag register (USBHS\_GOTGINTF)

Address offset: 0x0004 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved	7						DF	ADTO	HNPDET	Reserved
												rc_w1	rc_w1	rc_w1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved					HNPEND	SRPEND			Reserved			SESEND	Reserved		
						rc_w1	rc_w1						rc_w1		

Bits	Fields	Descriptions
31:20	Reserved	Must be kept at reset value.
19	DF	Debounce finish
		Set by USBHS when the debounce during device connection is done.
		Note: Only accessible in host mode.
18	ADTO	A-device timeout
		Set by USBHS when the A-device's waiting for a B-device's connection has timed
		out.
		Note: Accessible in both device and host modes.
17	HNPDET	Host negotiation request detected
		Set by USBHS when A-device detects a HNP request.
		Note: Accessible in both device and host modes.
16:10	Reserved	Must be kept at reset value.
9	HNPEND	HNP end
		Set by the core when a HNP ends. Software should read the HNPS in



Gigabev	rice									GD	3ZA4	<del>1</del> 90 C	Jsei	ivian	<u>uai</u>
-					USBHS	_GOT	GCS reg	jister to	get the	result o	f HNP.				
					Note: A	ccessil	ole in bo	th devi	ce and h	nost mo	des.				
8		SRPEN	ND		SRPEN	ID									
					Set by	the core	e when a	a SRP e	ends. So	oftware	should	read the	SRPS	in	
					USBHS	_GOT	GCS reg	jister to	get the	result o	f SRP.				
					Note: A	ccessil	ole in bo	th devi	ce and h	nost mo	des.				
7:3		Reserv	ed		Must be	e kept a	t reset v	/alue.							
2		SESEN	ND		Session	n end									
					Set by	the core	e when \	√BUS v	oltage is	s below	Vb_ses	s_vld.			
1:0		Reserv	ed		Must be	e kept a	nt reset v	/alue.							
		Globa	al AHE	3 con	trol an	d stat	us reg	jister (	(USBF	IS_GA	HBC	S)			
		Addre	ss offse	et: 0x0	0008										
					0000										
		This re	egister	has to	be acc	essed	by wor	d (32-b	it)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							-	-							
							Zevelved								
							C C	<u> </u>							
15	14	13	12	11	10	9	8 T	7	6	5 I	4	3	2	1	0
			R <sub>e</sub>				Pı	∄	Re	₽		α	<u>.</u>		<u> </u>
			Reserve				PTXFTH	TXFTH	Reserve	DMAEN		מכאני	- - - -		GINTEN

Bits	Fields	Descriptions
31:9	Reserved	Must be kept at reset value.
8	PTXFTH	Periodic Tx FIFO threshold
		0: PTXFEIF will be triggered when the periodic transmit FIFO is half empty
		1: PTXFEIF will be triggered when the periodic transmit FIFO is completely empty
		Note: Only accessible in host mode.
7	TXFTH	Tx FIFO threshold
		Device mode:
		0: TXFEIF will be triggered when the IN endpoint transmit FIFO is half empty
		1: TXFEIF will be triggered when the IN endpoint transmit FIFO is completely
		empty
		Host mode:



		02027 (100 0001 Mariaa)
		0: NPTXFEIF will be triggered when the non-periodic transmit FIFO is half empty
		1: NPTXFEIF will be triggered when the non-periodic transmit FIFO is completely
		empty
6	Reserved	Must be kept at reset value.
5	DMAEN	DMA function Enable
		0: DMA function is disabled
		1: DMA function is enabled
4:1	BURST	The AHB burst type used by DMA
		0000: Single
		0001: INCR
		0011: INCR4
		0101: INCR8
		0111: INCR16
0	GINTEN	Global interrupt enable
		0: Global interrupt is not enabled.
		1: Global interrupt is enabled.

Note: Accessible in both device and host modes.

# Global USB control and status register (USBHS\_GUSBCS)

Address offset: 0x000C Reset value: 0x0000 0A00

			_												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved.	FDM	FHM				Reserved				ULPIEOI	ULPIEVD		Neselved		
	rw	rw								rw	rw				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	7		011[3:0]	177		HNPCEN	SRPCEN	Reserved	ЕМВРНҮ		Reserved			TOC[2:0]	
			r	w		r/rw	r/rw		rw					rw	

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30	FDM	Force device mode  Setting this bit will force the core to device mode irrespective of the USBHS ID input pin.





Gigabevice		GD3ZA490 USEI Manuai
		0: Normal mode
		1: Device mode
		The application must wait at least 25 ms for the change taking effect after setting
		the force bit.
		Note: Accessible in both device and host modes.
29	FHM	Force host mode
		Setting this bit will force the core to host mode irrespective of the USBHS ID input
		pin.
		0: Normal mode
		1: Host mode
		The application must wait at least 25 ms for the change taking effect after setting
		the force bit.
		Note: Accessible in both device and host modes.
28:22	Reserved	Must be kept at reset value.
21	ULPIEOI	ULPI external over-current indicator
		ULPI PHY uses this bit to decide whether to use internal or external over-current
		indicator. This bit only takes effect when external ULPI PHY is used (EMBPHY bit
		in this register is 0).
		0: ULPI PHY uses internal over-current indicator
		1: ULPI PHY uses external over-current indicator
20	ULPIEVD	ULPI external VBUS driver
		ULPI PHY uses this bit to decide whether VBUS is driven by ULPI PHY or by
		external power supply. This bit only takes effect when external ULPI PHY is used
		(EMBPHY bit in this register is 0).
		0: VBUS is driven by ULPI PHY
		1: VBUS is driven by external power supply
19:14	Reserved	Must be kept at reset value.
13:10	UTT[3:0]	USB turnaround time
		Turnaround time in PHY clocks.
		Note: Only accessible in device mode.
9	HNPCEN	HNP capability enable
		Controls whether the HNP capability is enabled
		0: HNP capability is disabled
		1: HNP capability is enabled
		Note: Accessible in both device and host modes.
8	SRPCEN	SRP capability enable
		Controls whether the SRP capability is enabled
		0: SRP capability is disabled
		1: SRP capability is enabled




		Note: Accessible in both device and host modes.
7	Reserved	Must be kept at reset value.
6	EMBPHY	Embedded PHY selected
		Controls whether the internal embedded Full-Speed PHY or the external ULPI
		PHY is used.
		0: USBHS uses external ULPI PHY
		1: USBHS uses the internal embedded Full-Speed PHY
		Note: Accessible in both device and host modes.
5:3	Reserved	Must be kept at reset value.
2:0	TOC[2:0]	Timeout calibration
		USBHS always uses time-out value required in USB 2.0 when waiting for a
		packet. Application may use TOC[2:0] to add the value is in terms of PHY clock.
		(The frequency of PHY clock is decided by which PHY is used: 48MHZ with
		internal embedded PHY and 60MHz with external ULPI PHY.)

# Global reset control register (USBHS\_GRSTCTL)

Address offset: 0x0010 Reset value: 0x8000 0000

The application uses this register to reset various hardware features inside the core.



Bits	Fields	Descriptions
31	DMAIDL	DMA Idle state
		This bit reports that whether DMA is in IDLE state or not.
		0: DMA is not IDLE
		1: DMA is IDLE
		Note: Accessible in both device and host modes.
30	DMABSY	DMA Busy



**HCSRST** 

HCLK soft reset

Set by the application to reset AHB clock domain circuit.

Hardware automatically clears this bit after the reset process completes. After

GD32A490 User Manual GigaDevice This bit reports that whether DMA is busy. 0: DMA is not busy 1: DMA is busy Note: Accessible in both device and host modes. 29:11 Reserved Must be kept at reset value. 10:6 TXFNUM[4:0] Tx FIFO number Indicates which Tx FIFO will be flushed when TXFF bit in the same register is set. Host Mode: 00000: Only non-periodic Tx FIFO is flushed 00001: Only periodic Tx FIFO is flushed 1XXXX: Both periodic and non-periodic Tx FIFOs are flushed Other: Non data FIFO is flushed Device Mode 00000: Only Tx FIFO0 is flushed 00001: Only Tx FIFO1 is flushed 00101: Only Tx FIFO5 is flushed 1XXXX: All Tx FIFOs are flushed Other: Non data FIFO is flushed 5 **TXFF** Tx FIFO flush Application sets this bit to flush data Tx FIFOs and TXFNUM[4:0] bits decide the FIFO number to be flushed. Hardware automatically clears this bit after the flush process completes. After setting this bit, application should wait until this bit is cleared before any other operation on USBHS. Note: Accessible in both device and host modes. **RXFF** Rx FIFO flush 4 Application sets this bit to flush data Rx FIFO. Hardware automatically clears this bit after the flush process completes. After setting this bit, application should wait until this bit is cleared before any other operation on USBHS. Note: Accessible in both device and host modes. 3 Reserved Must be kept at reset value. **HFCRST** 2 Host frame counter reset Set by the application to reset the frame number counter in USBHS. After this bit is set, the frame number of the following SOF returns to 0. Hardware automatically clears this bit after the reset process completes. After setting this bit, application should wait until this bit is cleared before any other operation on USBHS. Note: Only accessible in host mode.



setting this bit, application should wait until this bit is cleared before any other

operation on USBHS.

Note: Accessible in both device and host modes.

0 CSRST Core soft reset

Resets the AHB and USB clock domains circuits, as well as most of the registers.

# Global interrupt flag register (USBHS\_GINTF)

Address offset: 0x0014 Reset value: 0x0400 0021

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
WKUPIF	SESIF	DISCIF	IDPSC	Reserved	PTXFEIF	HCIF	HPIF	Reserved	1	PXNCIF/ ISOONCIF	ISOINCIF	OEPIF	IEPIF	Reserved	
rc_w1	rc_w1	rc_w1	rc_w1		r	r	r			rc_w1	rc_w1	r	r		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EOPFIF	ISOOPDIF	ENUMF	RST	SP	ESP	Reserved		GONAK	GNPINAK	NPTXFEIF	RXFNEIF	SOF	OTGIF	MFIF	СОРМ
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1			r	r	r	r	rc_w1	ŗ	rc_w1	r

Bits	Fields	Descriptions
31	WKUPIF	Wakeup interrupt flag
		This interrupt is triggered when a resume signal (in device mode) or a remote
		wakeup signal (in host mode) is detected on the USB.
		Note: Accessible in both device and host modes.
30	SESIF	Session interrupt flag
		This interrupt is triggered when a SRP is detected (in A-Device mode) or $V_{\text{BUS}}$
		becomes valid for a B- device (in B-Device mode).
		Note: Accessible in both device and host modes.
29	DISCIF	Disconnect interrupt flag
		This interrupt is triggered after a device disconnection.
		Note: Only accessible in host mode.
28	IDPSC	ID pin status change
		Set by the core when ID status changes.
		Note: Accessible in both device and host modes.
27	Reserved	Must be kept at reset value.
26	PTXFEIF	Periodic Tx FIFO empty interrupt flag



		GD32A490 USEI Manuai
		This interrupt is triggered when the periodic transmit FIFO is either half or
		completely empty. The threshold is determined by the periodic Tx FIFO empty
		level bit (PTXFTH) in the USBHS_GAHBCS register.
		Note: Only accessible in host mode.
25	HCIF	Host channels interrupt flag
		Set by USBHS when one of the channels in host mode has raised an interrupt.
		Software should first read USBHS_ HACHINT register to get the channel number,
		and then read the corresponding USBHS_HCHxINTF register to get the flags of
		the channel that cause the interrupt. This bit will be automatically cleared after
		the respective channel's flags which cause channel interrupt are cleared.
		Note: Only accessible in host mode.
24	HPIF	Host port interrupt flag
		Set by the core when USBHS detects that port status changes in host mode.
		Software should read USBHS_HPCS register to get the source of this interrupt.
		This bit will be automatically cleared after the flags that causing a port interrupt are
		cleared.
		Note: Only accessible in host mode.
23:22	Reserved	Must be kept at reset value.
21	PXNCIF	Periodic transfer Not Complete Interrupt flag
		USBHS sets this bit when there are periodic transactions for current frame not
		completed at the end of frame. (Host mode)
	ISOONCIF	Isochronous OUT transfer Not Complete Interrupt Flag
		At the end of a periodic frame (defined by EOPFT bit in USBHS_DCFG), USBHS
		will set this bit if there are still isochronous OUT endpoints that not completed
		transactions. (Device Mode)
20	ISOINCIF	Isochronous IN transfer Not Complete Interrupt Flag
		At the end of a periodic frame (defined by EOPFT[1:0] bits in USBHS_DCFG),
		USBHS will set this bit if there are still isochronous IN endpoints that not
		completed transactions. (Device Mode)
		Note: Only accessible in device mode.
19	OEPIF	OUT endpoint interrupt flag
		Set by USBHS when one of the OUT endpoints in device mode has raised an
		interrupt. Software should first read USBHS_DAEPINT register to get the device
		number, and then read the corresponding USBHS_DOEPxINTF register to get the
		flags of the endpoint that cause the interrupt. This bit will be automatically cleared
		after the respective endpoint's flags which cause this interrupt are cleared.
		Note: Only accessible in device mode.
18	IEPIF	IN endpoint interrupt flag
		Set by USBHS when one of the IN endpoints in device mode has raised an
		interrupt. Software should first read USBHS_DAEPINT register to get the device



Gigubevice		GD32A490 USEI Wallual
		number, and then read the corresponding USBHS_DIEPxINTF register to get the
		flags of the endpoint that cause the interrupt. This bit will be automatically cleared
		after the respective endpoint's flags which cause this interrupt are cleared.
		Note: Only accessible in device mode.
17:16	Reserved	Must be kept at reset value.
15	EOPFIF	End of periodic frame interrupt flag
		When USB bus time in a frame has reaches the value defined by EOPFT[1:0] bits
		in USBHS_DCFG register, USBHS sets this flag.
		Note: Only accessible in device mode.
14	ISOOPDIF	Isochronous OUT packet dropped interrupt flag
		USBHS set this bit if it receives an isochronous OUT packet but cannot save it into
		Rx FIFO because the FIFO doesn't have enough space.
		Note: Only accessible in device mode.
13	ENUMF	Enumeration finished
		USBHS sets this bit after the speed enumeration finishes. Software is able to read
		USBHS_DSTAT register to get the current device speed.
		Note: Only accessible in device mode.
12	RST	USB reset
		USBHS sets this bit when it detects a USB reset signal on bus.
		Note: Only accessible in device mode.
11	SP	USB suspend
		USBHS sets this bit when it detects that the USB bus is idle for 3 ms and enters
		suspend state.
		Note: Only accessible in device mode.
10	ESP	Early suspend
		USBHS sets this bit when it detects that the USB bus is idle for 3 ms.
		Note: Only accessible in device mode.
9:8	Reserved	Must be kept at reset value.
7	GONAK	Global OUT NAK effective
		Software is able to write 1 to SGONAK bit in the USBHS_DCTL register and
		USBHS will set GONAK flag after writing to SGONAK takes effect.
		Note: Only accessible in device mode.
6	GNPINAK	Global IN Non-Periodic NAK effective
		Software is able to write 1 to SGINAK bit in the USBHS_DCTL register and
		USBHS will set GNPINAK flag after writing to SGINAK takes effect.
		Note: Only accessible in device mode.
5	NPTXFEIF	Non-Periodic Tx FIFO empty interrupt flag
		This interrupt is triggered when the non-periodic transmit FIFO is either half or



GigaDevice completely empty. The threshold is determined by the non-periodic Tx FIFO empty level bit (TXFTH) in the USBHS\_GAHBCS register. Note: Only accessible in host mode. 4 **RXFNEIF** Rx FIFO non-empty interrupt flag USBHS sets this bit when there is at least one packet or status entry in the Rx FIFO. Note: Accessible in both host and device modes. 3 SOF Start of frame Host Mode: USBHS sets this bit when it prepares to transmit a SOF or Keep-Alive on USB bus. Software can clear this bit by writing 1. Device Mode: USBHS sets this bit to after it receives a SOF token. The application can read the Device Status register to get the current frame number. Software can clear this bit by writing 1. Note: Accessible in both host and device modes. 2 **OTGIF** OTG interrupt flag USBHS sets this bit when the flags in USBHS\_GOTGINTF register generate a interrupt. Software should read USBHS\_GOTGINTF register to get the source of this interrupt. This bit is cleared after the flags in USBHS\_GOTGINTF causing this interrupt are cleared. Note: Accessible in both host and device modes. **MFIF** Mode fault interrupt flag USBHS sets this bit if software operates host-only register in device mode, or operates device-mode in host mode. These fault operations won't take effect. Note: Accessible in both host and device modes. 0 COPM Current operation mode 0: Device mode 1: Host mode

### Global interrupt enable register (USBHS\_GINTEN)

Address offset: 0x0018 Reset value: 0x0000 0000

This register works with the global interrupt flag register (USBHS\_GINTF) to interrupt the application. When an interrupt enable bit is disabled, the interrupt associated with that bit is not generated. However, the global Interrupt flag register bit corresponding to that interrupt is still set.

Note: Accessible in both host and device modes.

This register has to be accessed by word (32-bit)

27 23 31 30 21 20 19 18 17 16



WKUPIE	SESIE	DISCIE	IDPSCIE	Reserved	PTXFEIE	HCIE	HPIE	Reserved		PXNCIE/ ISOONCIE	ISOINCIE	OEPIE	IEPIE	Reserved	
rw	rw	rw	rw		rw	rw	r			rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EOPFIE	ISOOPDIE	ENUMFIE	RSTIE	SPIE	ESPIE	Reserved		GONAKIE	GNPINAKIE	NPTXFEIE	RXFNEIE	SOFIE	OTGIE	MFIE	Reserved
rw	rw	rw	rw	rw	rw			rw	rw	rw	rw	rw	rw	rw	<u>.</u>

Bits	Fields	Descriptions
31	WKUPIE	Wakeup interrupt enable
		0: Disable wakeup interrupt
		1: Enable wakeup interrupt
		Note: Accessible in both host and device modes.
30	SESIE	Session interrupt enable
		0: Disable session interrupt
		1: Enable session interrupt
		Note: Accessible in both host and device modes.
29	DISCIE	Disconnect interrupt enable
		0: Disable disconnect interrupt
		1: Enable disconnect interrupt
		Note: Only accessible in device mode.
28	IDPSCIE	ID pin status change interrupt enable
		0: Disable connector ID pin status interrupt
		1: Enable connector ID pin status interrupt
		Note: Accessible in both host and device modes.
27	Reserved	Must be kept at reset value.
26	PTXFEIE	Periodic Tx FIFO empty interrupt enable
		0: Disable periodic Tx FIFO empty interrupt
		1: Enable periodic Tx FIFO empty interrupt
		Note: Only accessible in host mode.
25	HCIE	Host channels interrupt enable
		0: Disable host channels interrupt
		1: Enable host channels interrupt
		Note: Only accessible in host mode.
24	HPIE	Host port interrupt enable
		0: Disable host port interrupt
		1: Enable host port interrupt



		Note: Only accessible in host mode.
23:22	Reserved	Must be kept at reset value.
21	PXNCIE	Periodic transfer not complete interrupt enable  0: Disable Periodic transfer not complete interrupt  1: Enable Periodic transfer not complete interrupt  Note: Only accessible in host mode.
	ISOONCIE	Isochronous OUT transfer not complete interrupt enable 0: Disable Isochronous OUT transfer not complete interrupt 1: Enable Isochronous OUT transfer not complete interrupt Note: Only accessible in device mode.
20	ISOINCIE	Isochronous IN transfer not complete interrupt enable 0: Disable Isochronous IN transfer not complete interrupt 1: Enable Isochronous IN transfer not complete interrupt Note: Only accessible in device mode.
19	OEPIE	OUT endpoints interrupt enable 0: Disable OUT endpoints interrupt 1: Enable OUT endpoints interrupt Note: Only accessible in device mode.
18	IEPIE	IN endpoints interrupt enable 0: Disable IN endpoints interrupt 1: Enable IN endpoints interrupt Note: Only accessible in device mode.
17:16	Reserved	Must be kept at reset value.
15	EOPFIE	End of periodic frame interrupt enable  0: Disable end of periodic frame interrupt  1: Enable end of periodic frame interrupt  Note: Only accessible in device mode.
14	ISOOPDIE	Isochronous OUT packet dropped interrupt enable 0: Disable isochronous OUT packet dropped interrupt 1: Enable isochronous OUT packet dropped interrupt Note: Only accessible in device mode.
13	ENUMFIE	Enumeration finish enable  0: Disable enumeration finish interrupt  1: Enable enumeration finish interrupt  Note: Only accessible in device mode.
12	RSTIE	USB reset interrupt enable 0: Disable USB reset interrupt 1: Enable USB reset interrupt



		Note: Only accessible in device mode.
11	SPIE	USB suspend interrupt enable 0: Disable USB suspend interrupt 1: Enable USB suspend interrupt
		Note: Only accessible in device mode.
10	ESPIE	Early suspend interrupt enable  0: Disable early suspend interrupt  1: Enable early suspend interrupt  Note: Only accessible in device mode.
9:8	Reserved	Must be kept at reset value.
7	GONAKIE	Global OUT NAK effective interrupt enable 0: Disable global OUT NAK interrupt 1: Enable global OUT NAK interrupt Note: Only accessible in device mode.
6	GNPINAKIE	Global non-periodic IN NAK effective interrupt enable 0: Disable global non-periodic IN NAK effective interrupt 1: Enable global non-periodic IN NAK effective interrupt  Note: Only accessible in device mode.
5	NPTXFEIE	Non-periodic Tx FIFO empty interrupt enable  0: Disable non-periodic Tx FIFO empty interrupt  1: Enable non-periodic Tx FIFO empty interrupt  Note: Only accessible in Host mode.
4	RXFNEIE	Receive FIFO non-empty interrupt enable  0: Disable receive FIFO non-empty interrupt  1: Enable receive FIFO non-empty interrupt  Note: Accessible in both device and host modes.
3	SOFIE	Start of frame interrupt enable  0: Disable start of frame interrupt  1: Enable start of frame interrupt  Note: Accessible in both device and host modes.
2	OTGIE	OTG interrupt enable 0: Disable OTG interrupt 1: Enable OTG interrupt Note: Accessible in both device and host modes.
1	MFIE	Mode fault interrupt enable  0: Disable mode fault interrupt  1: Enable mode fault interrupt  Note: Accessible in both device and host modes.



Reserved

Must be kept at reset value.

# Global receive status read/receive status read and pop registers (USBHS\_GRSTATR/USBHS\_GRSTATP)

Address offset for Read: 0x001C Address offset for Pop: 0x0020 Reset value: 0x0000 0000

A read to the receive status read register returns the entry of the top of the Rx FIFO. A read to the Receive status read and pop register additionally pops the top entry out of the Rx FIFO.

The entries in RxFIFO have different meanings in host and device modes. Software should only read this register after when Receive FIFO non-empty interrupt flag bit of the global interrupt flag register (RXFNEIF bit in USBHS\_GINTF) is triggered.

This register has to be accessed by word (32-bit)

### Host mode:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved							RFC			DPID
												1	r		r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DPID						BCOUNT[10:0]							CNOMISSO		

Bits	Fields	Descriptions	
31:21	Reserved	Must be kept at reset value.	
20:17	RPCKST[3:0]	Received packet status	
		0010: IN data packet received	
		0011: IN transfer completed (generates an interrupt if poped)	
		0101: Data toggle error (generates an interrupt if poped)	
		0111: Channel halted (generates an interrupt if poped)	
		Others: Reserved	
16:15	DPID[1:0]	Data PID	
		The Data PID of the received packet	
		00: DATA0	
		10: DATA1	
		01: DATA2	
			1020



14:4		BCOU	NT[10:0]	]	Byte co		t of the r	eceived	d IN data	a packe	t.				
3:0		CNUM	[3:0]		Channe The cha			o which	the curi	rent rec	eived pa	acket be	elongs.		
		Devic	e mod	e:											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved							אדכאט ונאנטן מינים			DPID
					r										r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DPID						BCOUNT[10:0]							ELMOW[3:0]		
r						r		·		·	<u> </u>			r	

11: MDATA

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20:17	RPCKST[3:0]	Received packet status
		0001: Global OUT NAK (generates an interrupt)
		0010: OUT data packet received
		0011: OUT transfer completed (generates an interrupt)
		0100: SETUP transaction completed (generates an interrupt)
		0110: SETUP data packet received
		Others: Reserved
16:15	DPID[1:0]	Data PID
		The Data PID of the received OUT data packet
		00: DATA0
		10: DATA1
		01: DATA2
		11: MDATA
14:4	BCOUNT[10:0]	Byte count
		The byte count of the received data packet.
3:0	EPNUM[3:0]	Endpoint number
		The endpoint number to which the current received packet belongs.



### Global receive FIFO length register (USBHS\_GRFLEN)

Address offset: 0x024 Reset value: 0x0000 0200

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							_								
							Reserved	l							
							èq Q								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							7	1							
							KXFU[15:0]								
							5:0								

r/rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	RXFD[15:0]	Rx FIFO depth
		In terms of 32-bit word.
		1≤RXFD≤1024

# Host non-periodic transmit FIFO length register /Device IN endpoint 0 transmit FIFO length (USBHS\_HNPTFLEN\_DIEP0TFLEN)

Address offset: 0x028 Reset value: 0x0200 0200

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							IEPOTXFD[15:0]	HNPTXFD/							
							r/	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							[15:0]	HNPTXRSAR/							

r/rw

### **Host Mode:**



Bits	Fields	Descriptions
31:16	HNPTXFD[15:0]	Non-periodic Tx FIFO depth
		In terms of 32-bit word.
		1≤HNPTXFD≤1024
15:0	HNPTXRSAR[15:0]	Non-periodic Tx RAM start address  The start address for non-periodic transmit FIFO RAM in terms of 32-bit word.

### **Device Mode:**

Bits	Fields	Descriptions
31:16	IEP0TXFD[15:0]	IN Endpoint 0 Tx FIFO depth
		In terms of 32-bit words.
		16≤IEP0TXFD≤140
15:0	IEP0TXRSAR[15:0]	IN Endpoint 0 TX RAM start address
		The start address for endpoint0 transmit FIFO RAM in terms of 32-bit word.

### Host non-periodic transmit FIFO/queue status register (USBHS\_HNPTFQSTAT)

Address offset: 0x002C Reset value: 0x0008 0200

This register has to be accessed by word (32-bit)

This register reports the current status of the non-periodic Tx FIFO and request queue. The request queue holds IN, OUT or other request entries in host mode.

Note: In Device mode, this register is not valid.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved			NPTXRQTOP [6:0]		NPTXRQS[7:0]										
				r							1				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							NF XF0[15:0]								

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:24	NPTXRQTOP[6:0]	Top entry of the non-periodic Tx request queue
		Entry in the non-periodic transmit request queue.
		Bits 30:27: Channel number



Bits 26:25:

- 00: IN/OUT token

– 01: Zero-length OUT packet– 11: Channel halt request

Bit 24: Terminate Flag, indicating last entry for selected channel.

23:16 NPTXRQS[7:0] Non-periodic Tx request queue space

The remaining space of the non-periodic transmit request queue.

0: Request queue is Full

1: 1 entry 2: 2 entries

n: n entries (0≤n≤8)

Others: Reserved

15:0 NPTXFS[15:0] Non-periodic Tx FIFO space

The remaining space of the non-periodic transmit FIFO.

In terms of 32-bit words.

0: Non-periodic Tx FIFO is full

1: 1 words 2: 2 words

n: n words (0≤n≤NPTXFD)

Others: Reserved

### Global core configuration register (USBHS\_GCCFG)

Address offset: 0x0038 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Reserved						VBUSIG	SOFOEN	VBUSBCEN	VBUSACEN	Reserved	PWRON
										rw	rw	rw	rw		rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reserved



Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21	VBUSIG	V <sub>BUS</sub> Ignored  When this bit is set, USBHS doesn't monitor the voltage on VBUS pin and always considers V <sub>BUS</sub> voltage as valid both in host mode and in device mode, then frees the V <sub>BUS</sub> pin for other usage.  0: VBUS is not ignored.
20	SOFOEN	<ol> <li>VBUS is ignored and always considers VBUS voltage as valid.</li> <li>SOF output enable</li> <li>SOF pulse output disabled.</li> <li>SOF pulse output enabled.</li> </ol>
19	VBUSBCEN	The V <sub>BUS</sub> B-device Comparer enable  0: V <sub>BUS</sub> B-device comparer disabled  1: V <sub>BUS</sub> B-device comparer enabled
18	VBUSACEN	The VBUS A-device Comparer enable  0: V <sub>BUS</sub> A-device comparer disabled  1: V <sub>BUS</sub> A-device comparer enabled
17	Reserved	Must be kept at reset value.
16	PWRON	Power on This bit is the power switch for the internal embedded Full-Speed PHY.  0: Embedded Full-Speed PHY power off.  1: Embedded Full-Speed PHY power on.
15:0	Reserved	Must be kept at reset value.
	Core ID regis  Address offset  Reset value: 0	
	•	ontains the Product ID. as to be accessed by word (32-bit)
31 30	29 28	27 26 25 24 23 22 21 20 19 18 17 16
		CID[31:16]



CID[15:0]

rw

Bits	Fields	Descriptions
31:0	CID	Core ID
		Software can write or read this field and uses this field as a unique ID for its
		application.

### Host periodic transmit FIFO length register (USBHS\_HPTFLEN)

Address offset: 0x0100 Reset value: 0x0200 0600

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							7	5							
							- טיס! סיס!								
							0.0								
							r/ı	rw							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

[15:0]

r/rw

Bits	Fields	Descriptions
31:16	HPTXFD[15:0]	Host Periodic Tx FIFO depth
		In terms of 32-bit word.
		1≤HPTXFD≤1024
15:0	HPTXFSAR[15:0]	Host periodic Tx RAM start address
		The start address for host periodic transmit FIFO RAM in terms of 32-bit word.

# Device IN endpoint transmit FIFO length register (USBHS\_DIEPxTFLEN) (x = 1..5, where x is the FIFO\_number)


Address offset:  $0x0104 + (FIFO_number - 1) \times 0x04$ 

Reset value: 0x0200 0400

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16





r/rw

Bits	Fields	Descriptions							
31:16	IEPTXFD[15:0]	IN endpoint Tx FIFO x depth							
		In terms of 32-bit word.							
		1≤IEPTXFD≤1024							
15:0	IEPTXRSAR[15:0]	IN endpoint FIFOx Tx x RAM start address							
		The start address for IN endpoint transmit FIFO x in terms of 32-bit word.							

# 29.7.2. Host control and status registers

# **Host control register (USBHS\_HCTL)**

Address offset: 0x0400 Reset value: 0x0000 0000

This register configures the core after power-on in host mode. Do not modify it after host

initialization.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							7	1							
							Reserved								
							ă								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						_							(0	-	
						Resen							SPDFSL	Zeselve	900

rw

Bits	Fields	Descriptions
31:3	Reserved	Must be kept at reset value.
2	SPDFSLS	Speed limited to FS and LS



Software may use this bit to limit USBHS's enumeration speed to FS/LS and make USBHS not perform high-speed enumeration during reset. This bit is only useful with external ULPI PHY, because internal embedded PHY only supports full-speed and low-speed.

0: Speed not limited.

1: Speed limited in FS/LS only.

1:0 Reserved Must be kept at reset value.

### Host frame interval register (USBHS\_HFT)

Address offset: 0x0404 Reset value: 0x0000 BB80

This register sets the frame interval for the current enumerating speed when USBHS controller is enumerating.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							z	ı							
							Keserved								
								•							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														<u> </u>	
							דק [15:0]								
							٥	2							

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	FRI[15:0]	Frame interval
		This value describes the frame time in terms of PHY clock. Port is enabled after a
		port reset operation, USBHS uses a proper value according to the current speed,
		and software can write to this field to change the value. This value should be
		calculated using the frequency described below:
		Internal Embedded Full-Speed PHY:
		Full-Speed: 48MHz
		Low-Speed: 6MHz
		External ULPI PHY:
		60MHz



### **Host frame information remaining register (USBHS\_HFINFR)**

Address offset: 0x408 Reset value: 0xBB80 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							<u> </u>	1							
							T. R. [15:0]								
								2							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Ţ Ā	]							
							T KNOW[15:0]								
							ي .	2							

Bits	Fields	Descriptions
31:16	FRT[15:0]	Frame remaining time
		This field reports the remaining time of current frame in terms of PHY clock.
15:0	FRNUM[15:0]	Frame number
		This field reports the frame number of current frame and returns to 0 after it
		reaches 0x3FF.

### Host periodic transmit FIFO/queue status register (USBHS\_HPTFQSTAT)

Address offset: 0x0410 Reset value: 0x0008 0200

This register reports the current status of the host periodic Tx FIFO and request queue. The request queue holds IN, OUT or other request entries in host mode.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PTXREOS[7:0]															
				r											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							T   X + O[18:0]								



Bits		Fields		Descri	ptions									
31:24		PTXREQT[7:0	)]	Top en	try of th	e period	dic Tx re	quest q	ueue					
				Entry in	the pe	riodic tra	ansmit ı	equest	queue.					
				Bits 30	:27: Cha	annel N	umber							
				Bits 26	:25:									
				– 00: IN	N/OUT t	oken								
				– 01: Z	ero-lenç	gth OUT	packet							
				– 11: C	hannel	halt req	uest							
				Bit 24:	Termina	ate Flag	, indica	ing last	entry fo	r select	ed char	nel.		
23:16		PTXREQS[7:0	)]	Periodi	c Tx rec	quest qu	ieue sp	ace						
				The rer	maining	space o	of the pe	eriodic t	ransmit	request	queue.			
				0: Requ	uest que	eue is F	ull							
				1: 1 en	try									
				2: 2 en	tries									
						4 40)								
					tries (0≤	•								
				Otners	: Reser	/ea								
15:0		PTXFS[15:0]		Periodi	c Tx FIF	O spac	e							
					_	-	-	eriodic t	ransmit	FIFO.				
				In term	s of 32-	bit word	l <b>.</b>							
				0: perio	odic Tx I	FIFO is	full							
				1: 1 wo	ord									
				2: 2 wo	rds									
				n: n wo	rds (0≤ı	n≤PTXF	D)							
				Others	: Reserv	/ed								
		Host all ch	annel	s inter	rupt r	egiste	r (USI	BHS_F	HACHI	NT)				
		Address offs												
		Reset value:	0x000	0 0000										
		When a cha	nnel int	errupt i	s trigge	ered, U	SBHS	sets co	rrespoi	nding b	it in thi	s regis	ter and	
		software sho	ould rea	ad this r	egister	to kno	w whic	h chan	nel is a	ssertin	g interr	upt.		
		This register	has to	be acc	essed	by wor	d (32-b	it)						
31	30	29 28	27	26	25	24	23	22	21	20	19	18	17	16
						2	7							
						Zeselved								
		40 :-			•	_	_	•	_		•	2	_	2
15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0



Reserved	HACHINT[11:0]
	_

r

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	HACHINT[11:0]	Host all channel interrupts
		Each bit represents a channel: Bit 0 for channel 0, bit 11 for channel 11.

### Host all channels interrupt enable register (USBHS\_HACHINTEN)

Address offset: 0x0418 Reset value: 0x0000 0000

This register can be used by software to enable or disable a channel's interrupt. Only the channel whose corresponding bit in this register is set is able to cause the channel interrupt flag HCIF in USBHS\_GINTF register.

This register has to be accessed by word (32-bit)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										0						
		Reser								N TEN						
		ved								[11:0]						

rw

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11:0	CINTEN	Channel interrupt enable
		0: Disable channel-n interrupt
		1: Enable channel-n interrupt
		Each bit represents a channel: Bit 0 for channel 0, bit 11 for channel 11.

### Host port control and status register (USBHS\_HPCS)

Address offset: 0x0440 Reset value: 0x0000 0000

This register controls the port's behavior and also has some flags which report the status of the port. The HPIF flag in USBHS\_GINTF register will be triggered if one of these flags in this register is set by USBHS: PRST, PEDC and PCD.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Reserved							רס[::0]		Reserved
														r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		PP	PL8 [[1:0]		Reserved	PRST	PSP	PREM	Reserved		PEDC	PE	PCD	PCST
			rw		r		rw	rs	rw			rc_w1	rc_w1	rc_w1	r

Bits	Fields	Descriptions
31:19	Reserved	Must be kept at reset value.
18:17	PS	
10.17	FO	Port speed
		Report the enumerated speed of the device attached to this port.
		00: High speed
		01: Full speed
		10: Low speed
		Others: Reserved
16:13	Reserved	Must be kept at reset value.
12	PP	Port power
		This bit should be set before a port is used. Because USBHS doesn't have power
		supply ability, it only uses this bit to know whether the port is in powered state.
		Software should ensure the true power supply on VBUS before setting this bit.
		0: Port is powered off
		1: Port is powered on
11:10	PLST	Port line status
		Report the current state of USB data lines
		Bit 10: State of DP line
		Bit 11: State of DM line
9	Reserved	Must be kept at reset value.
8	PRST	Port reset
		Application sets this bit to start a reset signal on USB port. Application should
		clear this bit when it wants to stop the reset signal.
		0: Port is not in reset state



		1: Port is in reset state
7	PSP	Port suspend  Application sets this bit to put port into suspend state. When this bit is set the port stops sending SOF tokens. This bit can only be cleared by the following operations:  - PRST bit in this register is set by application - PREM bit in this register is set - A remote wakeup signal is detected - A device disconnection is detected  0: Port is not in suspend state
		1: Port is in suspend state
6	PREM	Port resume Application sets this bit to start a resume signal on USB port. Application should clear this bit when it wants to stop the resume signal.  0: No resume driven  1: Resume driven
5:4	Reserved	Must be kept at reset value.
3	PEDC	Port enable/disable change Set by the core when the status of the Port enable bit 2 in this register changes.
2	PE	Port Enable  This bit is automatically set by USBHS after a USB reset signal finishes and cannot be set by software.  This bit is cleared by the following events:  - A disconnection condition - Software clears this bit  0: Port disabled  1: Port enabled
1	PCD	Port connect detected  Set by USBHS when a device connection is detected. This bit can be cleared by writing 1 to this bit.
0	PCST	Port connect status  0: Device is not connected to the port  1: Device is connected to the port  control register (USBHS HCHxCTL) (x = 0.11 where x =

# Host channel-x control register (USBHS\_HCHxCTL) (x = 0..11, where $x = channel_number$ )

Address offset: 0x0500 + (channel\_number × 0x20)

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CEN	CDIS	ODDFRM				DAR[6:0]				WI C [1.0]	MBC [1:0]	בי וידב[י:0]		LSD	Reserved
rs	rs	rw				rw				г	w	r	w	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPDIR	EPNUM[3:0]									MPL[10:0]					
rw		r	w							rw					

Bits	Fields	Descriptions
31	CEN	Channel enable
		Set by the application and cleared by USBHS.
		0: Channel disabled
		1: Channel enabled
		Software should follow the operation guide to disable or enable a channel.
30	CDIS	Channel disable
		Software can set this bit to disable the channel from processing transactions.
		Software should follow the operation guide to disable or enable a channel.
29	ODDFRM	Odd frame
		For periodic transfers (interrupt or isochronous transfer), this bit controls that
		whether in an odd frame or even frame this channel's transaction is desired to be
		processed.
		0: Even frame
		1: Odd frame
28:22	DAR	Device address
		The address of the USB device that this channel wants to communicate with.
21:20	MPC[1:0]	Multiple Packet Count
		For periodic transfers, this field indicates to the number of transactions that must
		be issued per micro-frame. For nonperiodic transfers, it defines how many packets
		the DMA should fetch or write for this channel before the internal DMA engine
		changes arbitration.
		00: Reserved
		01: 1 transaction to be issued per micro-frame
		10: 2 transactions to be issued per micro-frame
		11: 3 transactions to be issued per micro-frame
19:18	EPTYPE	Endpoint type
		The transfer type of the endpoint that this channel wants to communicate with.
		00: Control




-		<b>3232</b> , (133 333) Mariaa.
		01: Isochronous
		10: Bulk
		11: Interrupt
17	LSD	Low-Speed device
		The device that this channel wants to communicate with is a Low-Speed Device.
16	Reserved	Must be kept at reset value.
15	EPDIR	Endpoint direction
		The transfer direction of the endpoint that this channel wants to communicate with.
		0: OUT
		1: IN
14:11	EPNUM	Endpoint number
		The number of the endpoint that this channel wants to communicate with.
10:0	MPL	Maximum packet length
		The target endpoint's maximum packet length.

# Host channel-x interrupt flag register (USBHS\_HCHxINTF) (x = 0..11, where x = channel number)

Address offset: 0x0508 + (channel\_number × 0x20)

Reset value: 0x0000 0000

This register contains the status and events of a channel, when software gets a channel interrupt, it should read this register for the respective channel to know the source of the interrupt. The flag bits in this register are all set by hardware and cleared by writing 1.



Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10	DTER	Data toggle error

Giganevice	2	GD32A490 Oser Manual
		The IN transaction gets a data packet but the PID of this packet doesn't match
		DPID[1:0] bits in USBHS_HCHxLEN register.
9	REQOVR	Request queue overrun
		The periodic request queue is full when software starts new transfer.
8	BBER	Babble error
		A babble condition occurs on USB bus. A typical reason for babble condition is
		that a device sends a data packet and the packet length exceeds to the endpoint's
		maximum packet length.
7	USBER	USB Bus Error
		The USB error flag is set when the following conditions occur during receiving a
		packet:
		<ul> <li>A received packet has a wrong CRC field</li> </ul>
		<ul> <li>A stuff error detected on USB bus</li> </ul>
		<ul> <li>Timeout when waiting for a response packet</li> </ul>
6	NYET	NYET
		A NYET response packet received (in High-Speed).
5	ACK	ACK
		An ACK response is received or transmitted
4	NAK	NAK
		A NAK response is received.
3	STALL	STALL
		A STALL response is received.
2	DMAER	DMA Error
		An error occurs when DMA tries to fetch or write packet data for this channel.
1	CH	Channel halted
		When DMA is not enabled:
		This channel is disabled by the software request.
		When DMA is enabled:
		This channel is disabled by DMA because all the transactions of this channel finish
		successfully or an USB error occurs.
0	TF	Transfer finished
		All the transactions of this channel finish successfully, and no error occurs. For IN
		channel, this flag will be triggered after PCNT bit in USBHS_HCHxLEN register
		reaches to zero. For OUT channel, this flag will be triggered when software reads
		and pops a TF status entry from the RxFIFO.




# Host channel-x interrupt enable register (USBHS\_HCHxINTEN) (x = 0..11, where x =channel number)

Address offset: 0x050C + (channel\_number × 0x20)

Reset value: 0x0000 0000

This register contains the interrupt enabled bits for the flags in USBHS\_HCHxINTF register. If a bit in this register is set by software, the corresponding bit in USBHS\_HCHxINTF register is able to trigger a channel interrupt. The bits in this register are set and cleared by software.



Bits	Fields	Descriptions
31:11	Reserved	Must be kept at reset value.
10	DTERIE	Data toggle error interrupt enable
		0: Disable data toggle error interrupt
		1: Enable data toggle error interrupt
9	REQOVRIE	Request queue overrun interrupt enable
		0: Disable request queue overrun interrupt
		1: Enable request queue overrun interrupt
8	BBERIE	Babble error interrupt enable
		0: Disable babble error interrupt
		1: Enable babble error interrupt
7	USBERIE	USB bus error interrupt enable
		0: Disable USB bus error interrupt
		1: Enable USB bus error interrupt
6	NYETIE	NYET interrupt enable
		0: Disable NYET interrupt
		1: Enable NYET interrupt



digubevice			GD32A490 USEI Mailuai
5	ACKIE	ACK interrupt enable	
		0: Disable ACK interrupt	
		1: Enable ACK interrupt	
4	NAKIE	NAK interrupt enable	
		0: Disable NAK interrupt	
		1: Enable NAK interrupt	
3	STALLIE	STALL interrupt enable	
		0: Disable STALL interrupt	
		1: Enable STALL interrupt	
2	DMAERIE	DMA Error interrupt enable	
		0: Disable DMA Error interrupt	
		1: Enable DMA Error interrupt	
1	CHIE	Channel halted interrupt enable	
		0: Disable channel halted interrupt	
		1: Enable channel halted interrupt	
0	TFIE	Transfer finished interrupt enable	
		0: Disable transfer finished interrupt	i e
		1: Enable transfer finished interrupt	

# Host channel-x transfer length register (USBHS\_HCHxLEN) (x = 0..11, where x = channel number)

Address offset: 0x0510 + (channel\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PING	ק יקריט]						T C N . [8:0]							TLEN[18:16]	
rw	r	w					r	w						rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							EN(10.0]	T							
							-								

ΓW

Bits	Fields	Descriptions
31	PING	PING token request



USBHS will automatically set this bit when an OUT transaction receives a NAK or NYET handshake. Do not set this bit for IN transfer. DPID[1:0] Data PID 30:29 Software should write this field before the transfer starts. For OUT transfer, this field controls the Data PID of the first transmitted packet. For IN transfer, this field controls the expected Data PID of the first received packet, and DTERR will be triggered if the Data PID doesn't match. After the transfer starts, USBHS changes and toggles this field automatically following the USB protocol. 00: DATA0 01: DATA2 10: DATA1 11: MDATA (non-control)/SETUP (control) 28:19 PCNT[9:0] Packet count The number of data packets desired to be transmitted (OUT) or received (IN) in transfer. Software should program this field before the channel is enabled. After the transfer starts, this field is decreased automatically by USBHS after each successful data packet transmission. 18:0 TLEN[18:0] Transfer length The total data byte number of a transfer. For OUT transfer, this field is the total data bytes of all the data packets desired to be transmitted in an OUT transfer. Software should program this field before the channel is enabled. When software or DMA successfully writes a packet into the channel's data TxFIFO, this field is decreased by the byte size of the packet. For IN transfer each time software or DMA reads out a packet from the RxFIFO, this field is decreased by the byte size of the packet. Host channel-x DMA address register (USBHS\_HCHxDMAADDR) (x = 0..11, where x = channel number) Address offset: 0x0514 + (channel\_number × 0x20) Reset value: 0x0000 0000 This register has to be accessed by word (32-bit) 31 30 23 21 20 19 16 15 14 13 12 11 10 9 8 7 6 0



DMAADDR[15:0]	
rw	

Bits	Fields	Descriptions
31:0	DMAADDR[31:0]	DMA address
		This field defines the endpoint's DMA address. DMA uses this address to fetch or
		write packet data for this channel.

#### 29.7.3. Device control and status registers

#### **Device configuration register (USBHS\_DCFG)**

Address offset: 0x0800 Reset value: 0x0000 0000

This register configures the core in device mode after power-on or after certain control commands or enumeration. Do not change this register after device initialization.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							X es el ve d								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved		EOFF [[1:0]					DAR[6:0]				Reserved	NZLSOH	D8[1:0]	
			r	W	•			rw				•	rw	r	N

Bits	Fields	Descriptions
31:13	Reserved	Must be kept at reset value.
12:11	EOPFT[1:0]	End of periodic frame time
		This field defines the percentage time point in a frame when the end of periodic
		frame (EOPF) flag should be triggered.
		00: 80% of the frame time
		01: 85% of the frame time
		10: 90% of the frame time
		11: 95% of the frame time



Giganevi	ce									GD.	SZA4	HOU C	JSEI	IVIAII	uai
10:4		DAR[6:	0]		This fie	oming to	es the U oken's d	levice a	ddress	ddress. field. So om USB	ftware s				
3		Reserv	ed		Must be kept at reset value.										
2		NZLSC	θH		Non-zero-length status OUT handshake  When a USB device receives a non-zero-length data packet during status OUT stage, this field controls that USBHS should receive this packet or reject this packet with a STALL handshake.  0: Treat this packet as a normal packet and response according to the status of NAKS and STALL bits in USBHS_DOEPxCTL register.  1: Send a STALL handshake and don't save the received OUT packet.								S		
1:0		DS[1:0]	I		Device speed This field controls the device speed when the device is connected to a host. 00: High Speed (in external ULPI PHY mode) 01: Full speed Others: Reserved										
		Devic	e con	trol re	giste	r (USE	HS_D	CTL)							
				et: 0x08 0x0000											
		This re	egister	has to	be acc	essed	by wor	d (32-b	it)						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Neselved	D C C C C C C C C C C C C C C C C C C C							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	7 90 90 90 90 90 90 90 90 90 90 90 90 90			GINS GONS GONS GONS GONS GONS GONS GONS GO							RWKUP				

Bits	Fields	Descriptions
31:12	Reserved	Must be kept at reset value.
11	POIF	Power-on initialization finished Software should set this bit to notify USBHS that the registers are initialized after
		waking up from power off state.



10	CGONAK	Clear global OUT NAK Software sets this bit to clear GONS bit in this register.
9	SGONAK	Set global OUT NAK Software sets this bit to set GONS bit in this register. When GONS bit is zero, setting this bit will also cause GONAK flag in USBHS_GINTF register triggered after a while. Software should clear the GONAK flag before writing this bit again.
8	CGINAK	Clear global IN NAK Software sets this bit to clear GINS bit in this register.
7	SGINAK	Set global IN NAK Software sets this bit to set GINS bit in this register. When GINS bit is zero, setting this bit will also cause GINAK flag in USBHS_GINTF register triggered after a while. Software should clear the GINAK flag before writing this bit again.
6:4	Reserved	Must be kept at reset value.
3	GONS	Global OUT NAK status  0: The handshake that USBHS response to OUT transaction packet and whether to save the OUT data packet are decided by Rx FIFO status, endpoint's NAK and STALL bits.  1: USHBS always responses to OUT transaction with NAK handshake and doesn't save the incoming OUT data packet.
2	GINS	Global IN NAK status  0: The response to IN transaction is decided by Tx FIFO status, endpoint's NAK and STALL bits.  1: USHBS always responses to IN transaction with a NAK handshake.
1	SD	Soft disconnect Software can use this bit to generate a soft disconnect condition on USB bus. After this bit is set, USBHS first falls back to full-speed if currently operating at high-speed, and then switches off the pull up resistor on DP line. This will cause the host to detect a device disconnect.  O: No soft disconnect generated.  1: Generate a soft disconnect.
0	RWKUP	Remote wakeup In suspend state, software can use this bit to generate a Remote wake up signal to inform host that it should resume the USB bus.  0: No remote wakeup signal generated.  1: Generate remote wakeup signal.




#### **Device status register (USBHS\_DSTAT)**

Address offset: 0x0808 Reset value: 0x0000 0000

This register contains status and information of the USBHS in device mode.

This register has to be accessed by word (32-bit)



Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21:8	FNRSOF[13:0]	The frame number of the received SOF.
		USBHS always update this field after receiving a SOF token
7:3	Reserved	Must be kept at reset value.
2:1	ES[1:0]	Enumerated speed
		This field reports the enumerated device speed. Software should read this field
		after the ENUMF flag in USBHS_GINTF register is triggered.
		00: High speed
		01: Full speed
		Others: reserved
0	SPST	Suspend status
		This bit reports whether device is in suspend state.
		0: Device is in suspend state.
		1: Device is not in suspend state.

#### Device IN endpoint common interrupt enable register (USBHS\_DIEPINTEN)

Address offset: 0x810 Reset value: 0x0000 0000

This register contains the interrupt enabled bits for the flags in USBHS\_DIEPxINTF register. If a bit in this register is set by software, the corresponding bit in USBHS\_DIEPxINTF register is able to trigger an endpoint interrupt in USBHS\_DAEPINT register. The bits in this



register are set and cleared by software.

This register has to be deceded by word (ez bit)																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								Z eve								
								Ived								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												Ψ.			_	
	Reserved							IEPNEEN	Reserved	EPTXFUDE	CITOEN	Reserved	EPDISEN	ĦEN.		
VEZ PYVEd						E N	rved	UDE	Ě	rved	SEN	Ë				


Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13	NAKEN	NAK handshake sent by USBHS interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
12:7	Reserved	Must be kept at reset value.
6	IEPNEEN	IN endpoint NAK effective interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
5	Reserved	Must be kept at reset value.
4	EPTXFUDEN	Endpoint Tx FIFO underrun interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
3	CITOEN	Control IN Timeout interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
0	TFEN	Transfer finished interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt



#### Device OUT endpoint common interrupt enable register (USBHS\_DOEPINTEN)

Address offset: 0x0814 Reset value: 0x0000 0000

This register contains the interrupt enabled bits for the flags in USBHS\_DOEPxINTF register. If a bit in this register is set by software, the corresponding bit in USBHS\_DOEPxINTF register is able to trigger an endpoint interrupt in USBHS\_DAEPINT register. The bits in this register are set and cleared by software.



Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	NYETEN	Send NYET handshake interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
13:7	Reserved	Must be kept at reset value.
6	BTBSTPEN	Back-to-back SETUP packets (Only for control OUT endpoint) interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
5	Reserved	Must be kept at reset value.
4	EPRXFOVREN	Endpoint Rx FIFO overrun interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
3	STPFEN	SETUP phase finished (Only for control OUT endpoint) interrupt enable bit
		0: Disable interrupt
		1: Enable interrupt
2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit
		1054



0: Disable interrupt
1: Enable interrupt
0 TFEN Transfer finished interrupt enable bit
0: Disable interrupt
1: Enable interrupt

#### Device all endpoints interrupt register (USBHS\_DAEPINT)

Address offset: 0x0818 Reset value: 0x0000 0000

When an endpoint interrupt is triggered, USBHS sets corresponding bit in this register and software should read this register to know which endpoint is asserting an interrupt.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	Reserved											ОЕРІТВ[5:0]						
												I	r					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reserved																		

Bits	Fields	Descriptions
31:22	Reserved	Must be kept at reset value.
21:16	OEPITB[5:0]	Device all OUT endpoints interrupt bits
		Each bit represents an OUT endpoint:
		Bit 16 for OUT endpoint 0, bit 21 for OUT endpoint 5.
15:6	Reserved	Must be kept at reset value.
5:0	IEPITB[5:0]	Device all IN endpoints interrupt bits
		Each bit represents an IN endpoint:
		Bit 0 for IN endpoint 0, bit 5 for IN endpoint 5.

#### Device all endpoints interrupt enable register (USBHS\_DAEPINTEN)

Address offset: 0x081C Reset value: 0x0000 0000

This register can be used by software to enable or disable an endpoint's interrupt. Only the endpoint whose corresponding bit in this register is set is able to cause the endpoint



interrupt flag OEPIF or IEPIF in USBHS\_GINTF register.

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	Reserved											OEPIE[5:0]						
												1	r					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reserved												ור דור מיט						

**Bits Fields Descriptions** 31:22 Reserved Must be kept at reset value. **OEPIE**[5:0] 21:16 Out endpoint interrupt enable 0: Disable OUT endpoint-n interrupt 1: Enable OUT endpoint-n interrupt Each bit represents an OUT endpoint: Bit 16 for OUT endpoint 0, bit 21 for OUT endpoint 5. 15:6 Reserved Must be kept at reset value. IEPIE[5:0] 5:0 IN endpoint interrupt enable bits 0: Disable IN endpoint-n interrupt 1: Enable IN endpoint-n interrupt Each bit represents an IN endpoint: Bit 0 for IN endpoint 0, bit 5 for IN endpoint 5.

#### Device VBUS discharge time register (USBHS\_DVBUSDT)

Address offset: 0x0828 Reset value: 0x0000 17D7

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Z es	)							
							ve c	•							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



DVBUSDT[15:0]
---------------

rw

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	DVBUSDT[15:0]	Device $V_{\text{BUS}}$ discharge time There is a discharge process after $V_{\text{BUS}}$ pulsing in SRP protocol. This field defines
		the discharge time of $V_{\text{BUS}}$ . The true discharge time is $1024 \text{^*DVBUSDT}[15:0]$
		*Tusвclock, where Tusвclock is the period time of USB clock.

#### Device VBUS pulsing time register (USBHS\_DVBUSPT)

Address offset: 0x082C Reset value: 0x0000 05B8

This register has to be accessed by word (32-bit)

31	30	29	28	21	26	25	24	23	22	21	20	19	18	17	16
							-	,							
							ć.	5							
							Œ S								
							Ğ	L							

15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
									V	2					
	Rese	1							BO VI						
	rved								1						
									٥	2					


rw

Bits	Fields	Descriptions							
31:12	Reserved	Must be kept at reset value.							
11:0	DVBUSPT[11:0]	Device V <sub>BUS</sub> pulsing time  This field defines the pulsing time for V <sub>BUS</sub> . The true pulsing time is							
		1024*DVBUSPT[15:0] *Tusbclock, where Tusbclock is the period time of USB clock.							

# Device IN endpoint FIFO empty interrupt enable register (USBHS\_DIEPFEINTEN)

Address offset: 0x0834 Reset value: 0x0000 0000

This register contains the enabled bits for the Tx FIFO empty interrupts of IN endpoints. This register has to be accessed by word (32-bit)



Bits Fields Descriptions

31:6 Reserved Must be kept at reset value.

5:0 IEPTXFEIE[5:0] IN endpoint Tx FIFO empty interrupt enable bits
This field controls whether the TXFE bit in USBHS\_DIEPxINTF register is able to
generate an endpoint interrupt bit in USBHS\_DAEPINT register.
Bit 0 for IN endpoint 0, bit 5 for IN endpoint 5
0: Disable FIFO empty interrupt
1: Enable FIFO empty interrupt

#### Device endpoint 1 interrupt register (USBHS\_DEP1INT)

Address offset: 0x0838 Reset value: 0x0000 0000

When ep1 out or in interrupt is triggered, USBHS sets corresponding bit in this register and software should read this register to know which endpoint is asserting the ep1 interrupt.

Teserved   PiNT	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0							reserved								OEP1INT	reserved
													r			
reserved reserved	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	IEP1INT	reserved														




Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value.
17	OEP1INT	OUT Endpoint 1 interrupt
16:2	Reserved	Must be kept at reset value.
1	IEP1INT	IN Endpoint 1 interrupt
0	Reserved	Must be kept at reset value.

#### Device endpoint 1 interrupt enable register (USBHS\_DEP1INTEN)

Address offset: 0x083C Reset value: 0x0000 0000

This register can be used by software to enable or disable endpoint-1's interrupt. Only the endpoint whose corresponding bit in this register is set is able to cause the endpoint-1 in or

out interrupt.



Dito	Fieldo	Descriptions
Bits	Fields	Descriptions
31:18	Reserved	Must be kept at reset value.
17	OEP1INTEN	OUT Endpoint 1 interrupt enable
16:2	Reserved	Must be kept at reset value.
1	IEP1INTEN	IN Endpoint 1 interrupt enable
0	Reserved	Must be kept at reset value.

#### Device IN endpoint-1 interrupt enable register (USBHS\_DIEP1INTEN)

Address offset: 0x844 Reset value: 0x0000 0000

This register contains the interrupt enable bits for the flags in USBHS\_DIEP1INTF register.

If a bit in this register is set by software, the corresponding bit in USBHS\_DIEP1INTF register is able to trigger an endpoint interrupt in USBHS\_DEP1INT register. The bits in this register are set and cleared by software.

			•				-	•	,						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Keservea	1							
							Ved	_							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											Щ				
	Reserved	NAKEN			Reserved	)			IEPNEEN	Reserved	EPTXFUDEN	CITOEN	Reserved	EPDISEN	TFEN
	·ved	Z			·ved				Ë	.ved	DEZ	m Z	.ved	SE N	Ë
		DA/							P.4/		n.,	DA/		r14/	F144

Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13	NAKEN	Interrupt enable bit of NAK handshake sent by USBHS  0: Disable interrupt  1: Enable interrupt
12:7	Reserved	Must be kept at reset value.
6	IEPNEEN	IN endpoint NAK effective interrupt enable bit 0: Disable interrupt 1: Enable interrupt
5	Reserved	Must be kept at reset value.
4	EPTXFUDEN	Endpoint Tx FIFO underrun interrupt enable bit  0: Disable interrupt  1: Enable interrupt
3	CITOEN	Control IN Timeout interrupt enable bit  0: Disable interrupt  1: Enable interrupt
2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit  0: Disable interrupt  1: Enable interrupt
0	TFEN	Transfer finished interrupt enable bit  0: Disable interrupt




1: Enable interrupt

#### Device OUT endpoint-1 interrupt enable register (USBHS\_DOEP1INTEN)

Address offset: 0x0884 Reset value: 0x0000 0000

This register contains the interrupt enabled bits for the flags in USBHS\_DOEP1INTF register. If a bit in this register is set by software, the corresponding bit in USBHS\_DOEP1INTF register is able to trigger an endpoint interrupt in USBHS\_DEP1INT

register. The bits in this register are set and cleared by software.



Bits	Fields	Descriptions
31:15	Reserved	Must be kept at reset value.
14	NYETEN	Send NYET handshake interrupt enable bit
		Disable interrupt     Enable interrupt
13:7	Reserved	Must be kept at reset value.
6	BTBSTPEN	Back-to-back SETUP packets (Only for control OUT endpoint) interrupt enable bit 0: Disable interrupt 1: Enable interrupt
5	Reserved	Must be kept at reset value.
4	EPRXFOVREN	Endpoint Rx FIFO over run interrupt enable bit  0: Disable interrupt  1: Enable interrupt
3	STPFEN	SETUP phase finished (Only for control OUT endpoint) interrupt enable bit 0: Disable interrupt 1: Enable interrupt



2	Reserved	Must be kept at reset value.
1	EPDISEN	Endpoint disabled interrupt enable bit  0: Disable interrupt  1: Enable interrupt
0	TFEN	Transfer finished interrupt enable bit  0: Disable interrupt  1: Enable interrupt

#### Device IN endpoint 0 control register (USBHS\_DIEP0CTL)

Address offset: 0x0900 Reset value: 0x0000 8000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	Reserved		SNAK	CNAK		Z X TNOM[3:0]			STALL	Reserved	. o . r . r . r . r . r		NAKS	Reserved
rs	rs			w	w	rw				rs			r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT							Reserved								MPI (4:01

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBHS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		Software can set this bit to disable the endpoint. Software should follow the
		operation guide to disable or enable an endpoint.
29:28	Reserved	Must be kept at reset value.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK



		Software sets this bit to clear NAKS bit in this register.
25:22	TXFNUM[3:0]	Tx FIFO number  Define the Tx FIFO number of IN endpoint 0.
21	STALL	STALL handshake Software can set this bit to make USBHS send STALL handshake when receiving IN token. USBHS will clear this bit after a SETUP token is received on the corresponding OUT endpoint 0. This bit has a higher priority than NAKS bit in this register and GINS bit in USBHS_DCTL register. If both STALL and NAKS bits are set, the STALL bit takes effect.
20	Reserved	Must be kept at reset value.
19:18	EPTYPE[1:0]	Endpoint type This field is fixed to '00' for control endpoint.
17	NAKS	NAK status  This bit controls the NAK status of USBHS when both STALL bit in this register and GINS bit in USBHS_DCTL register are cleared:  0: USBHS sends data or handshake packets according to the status of the endpoint's Tx FIFO.  1: USBHS always sends NAK handshake to the IN token.  This bit is read-only and software should use CNAK and SNAK in this register to control this bit.
16	Reserved	Must be kept at reset value.
15	EPACT	Endpoint active This field is fixed to '1' for endpoint 0.
14:2	Reserved	Must be kept at reset value.
1:0	MPL[1:0]	Maximum packet length  This field defines the maximum packet length for a control data packet. As described in USB 2.0 protocol, there are 4 kinds of length for control transfers: 00: 64 bytes  01: 32 bytes  10: 16 bytes  11: 8 bytes

# Device IN endpoint-x control register (USBHS\_DIEPxCTL) (x = 1..5, where x =endpoint\_number)

Address offset:  $0x0900 + (endpoint_number \times 0x20)$ 

Reset value: 0x0000 0000



31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	SODDFRM/SD1 PID	SD0PID/SEVENFRM	SNAK	CNAK		i >r NOM[3.0]			STALL	Reserved	ברו ורב[ו.ע]		NAKS	EOFRM/DPID
rs	rs	w	w	w	w	rw				rw/rs	rw			r	r
15	14	13	12	11	10	9	9 8 7			5	4	3	2	1	0
EPACT		Reserved						MPL[10:0]							

rw rw

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBHS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		Software can set this bit to disable the endpoint. Software should following the
		operation guide to disable or enable an endpoint.
29	SODDFRM	Set odd frame (For isochronous IN endpoints)
		This bit has effect only if this is an isochronous IN endpoint.
		Software sets this bit to set EOFRM bit in this register.
	SD1PID	Set DATA1 PID (For interrupt/bulk IN endpoints)
		Software sets this bit to set DPID bit in this register.
28	SEVENFRM	Set even frame (For isochronous IN endpoints)
		Software sets this bit to clear EOFRM bit in this register.
	SD0PID	Set DATA0 PID (For interrupt/bulk IN endpoints)
		Software sets this bit to clear DPID bit in this register.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register.
25:22	TXFNUM[3:0]	Tx FIFO number
		Defines the Tx FIFO number of this IN endpoint.
21	STALL	STALL handshake
		Software can set this bit to make USBHS send STALL handshake when receiving
		IN token. This bit has a higher priority than NAKS bit in this register and GINS bit
		4004



20

17

16

15

NAKS

**EOFRM** 

**DPID** 

19:18

GD32A490 User Manual in USBHS\_DCTL register. If both STALL and NAKS bits are set, the STALL bit takes effect. For control IN endpoint: Only USBHS can clear this bit when a SETUP token is received on the corresponding OUT endpoint. Software is not able to clear it. For interrupt or bulk IN endpoint: Only software can clear this bit Reserved Must be kept at reset value. EPTYPE[1:0] Endpoint type This field defines the transfer type of this endpoint: 00: Control 01: Isochronous 10: Bulk 11: Interrupt NAK status This bit controls the NAK status of USBHS when both STALL bit in this register and GINS bit in USBHS\_DCTL register are cleared: 0: USBHS sends data or handshake packets according to the status of the endpoint's Tx FIFO. 1: USBHS always sends NAK handshake to the IN token. This bit is read-only and software should use CNAK and SNAK in this register to control this bit. Even/odd frame (For isochronous IN endpoints) For isochronous transfer, software can use this bit to control that USBHS only sends data packets for IN tokens in even or odd frames. If the current frame number's parity doesn't match with this bit, USBHS only responses with a zerolength packet. 0: Only sends data in even frames 1: Only sends data in odd frames Endpoint data PID (For interrupt/bulk IN endpoints) These is a data PID toggle scheme in interrupt or bulk transfer. Software should set SD0PID to set this bit before a transfer starts and USBHS maintains this bit during transfers by following the data toggle scheme described in USB protocol. 0: Data packet's PID is DATA0

1: Data packet's PID is DATA1

**EPACT Endpoint active** 

This bit controls whether this endpoint is active. If an endpoint is not active, it

ignores all tokens and doesn't make any response.

14:11 Reserved Must be kept at reset value.



10:0

MPL[10:0]

This field defines the maximum packet length in bytes.

#### Device OUT endpoint 0 control register (USBHS\_DOEP0CTL)

Address offset: 0x0B00 Reset value: 0x0000 8000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPEN	EPD	Reserved		SNAK	CNAK		Neverved			STALL	SNOOP	ברו זרב[ו:0]		NAKS	Reserved
rs	r			w	w					rs	rw		r	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT							Reserved							אוד ר <u>ן</u> ו:ט	

Bits	Fields	Descriptions
31	EPEN	Endpoint enable
		Set by the application and cleared by USBHS.
		0: Endpoint disabled
		1: Endpoint enabled
		Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable
		This bit is fixed to 0 for OUT endpoint 0.
29:28	Reserved	Must be kept at reset value.
27	SNAK	Set NAK
		Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK
		Software sets this bit to clear NAKS bit in this register
25:22	Reserved	Must be kept at reset value.
21	STALL	STALL handshake
		Software can set this bit to make USBHS send STALL handshake during an OUT
		transaction. USBHS will clear this bit after a SETUP token is received on OUT
		endpoint 0. This bit has a higher priority than NAKS bit in this register, i.e. if both
		STALL and NAKS bits are set, the STALL bit takes effect.
20	SNOOP	Snoop mode



Giganevice		GD32A490 Oser Manual
		This bit controls the snoop mode of an OUT endpoint. In snoop mode, USBHS
		doesn't check the received data packet's CRC value.
		0: Snoop mode disabled
		1: Snoop mode enabled
19:18	EPTYPE[1:0]	Endpoint type
		This field is fixed to '00' for control endpoint.
17	NAKS	NAK status
		This bit controls the NAK status of USBHS when both STALL bit in this register
		and GONS bit in USBHS_DCTL register are cleared:
		0: USBHS sends data or handshake packets according to the status of the
		endpoint's Rx FIFO.
		1: USBHS always sends NAK handshake to the OUT token.
		This bit is read-only and software should use CNAK and SNAK in this register to
		control this bit.
16	Reserved	Must be kept at reset value.
15	EPACT	Endpoint active
		This field is fixed to '1' for endpoint 0.
14:2	Reserved	Must be kept at reset value.
1:0	MPL[1:0]	Maximum packet length
		This is a read-only field, and its value comes from the MPL field of
		USBHS_DIEP0CTL register:
		00: 64 bytes
		01: 32 bytes
		10: 16 bytes
		11: 8 bytes

# Device OUT endpoint-x control register (USBHS\_DOEPxCTL) (x = 1..5, where x = endpoint\_number)

Address offset: 0x0B00 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

The application uses this register to control the operation of each logical OUT endpoint other than OUT endpoint 0.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
EPE Z	EPD	SODDFRM/SD1 PID	SEVENFRM / SDOPID	SNAK	CNAK		Reserved			STALL	SNOOP	E7 - Y7E[1:0]		NAKS	EOFRM/DPID
rs	rs	w	w	w	w					rw/rs	rw	rv	W	r	r



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPACT		Reserved								MPL[10:0]					

Bits	Fields	Descriptions
31	EPEN	Endpoint enable Set by the application and cleared by USBHS. 0: Endpoint disabled 1: Endpoint enabled Software should follow the operation guide to disable or enable an endpoint.
30	EPD	Endpoint disable  Software can set this bit to disable the endpoint. Software should follow the operation guide to disable or enable an endpoint.
29	SODDFRM	Set odd frame (For isochronous OUT endpoints) This bit has effect only if this is an isochronous OUT endpoint. Software sets this bit to set EOFRM bit in this register.
	SD1PID	Set DATA1 PID (For interrupt/bulk OUT endpoints) Software sets this bit to set DPID bit in this register.
28	SEVENFRM	Set even frame (For isochronous OUT endpoints) Software sets this bit to clear EOFRM bit in this register.
	SD0PID	Set DATA0 PID (For interrupt/bulk OUT endpoints) Software sets this bit to clear DPID bit in this register.
27	SNAK	Set NAK Software sets this bit to set NAKS bit in this register.
26	CNAK	Clear NAK Software sets this bit to clear NAKS bit in this register.
25:22	Reserved	Must be kept at reset value.
21	STALL	STALL handshake  Software can set this bit to make USBHS send STALL handshake during an OUT transaction. This bit has a higher priority than NAKS bit in this register and GINS in USBHS_DCTL register. If both STALL and NAKS bits are set, the STALL bit takes effect.  For control OUT endpoint:  Only USBHS can clear this bit when a SETUP token is received on the corresponding OUT endpoint. Software is not able to clear it.  For interrupt or bulk OUT endpoint:



Giaal	Device

-		OBOLI (100 GGGI Mariaa)
-		Only software can clear this bit.
20	SNOOP	Snoop mode This bit controls the snoop mode of an OUT endpoint. In snoop mode, USBHS doesn't check the received data packet's CRC value.  0: Snoop mode disabled 1: Snoop mode enabled
19:18	EPTYPE[1:0]	Endpoint type This field defines the transfer type of this endpoint: 00: Control 01: Isochronous 10: Bulk 11: Interrupt
17	NAKS	NAK status  This bit controls the NAK status of USBHS when both STALL bit in this register and GONS bit in USBHS_DCTL register are cleared:  0: USBHS sends handshake packets according to the status of the endpoint's Rx FIFO.  1: USBHS always sends NAK handshake to the OUT token.  This bit is read-only and software should use CNAK and SNAK in this register to control this bit.
16	EOFRM	Even/odd frame (For isochronous OUT endpoints)  For isochronous transfer, software can use this bit to control that USBHS only receives data packets in even or odd frames. If the current frame number's parity doesn't match with this bit, USBHS just drops the data packet.  O: Only sends data in even frames  1: Only sends data in odd frames
	DPID	Endpoint data PID (For interrupt/bulk OUT endpoints)  These is a data PID toggle scheme in interrupt or bulk transfer. Software should set SD0PID to set this bit before a transfer starts and USBHS maintains this bit during transfer following the data toggle scheme described in USB protocol.  0: Data packet's PID is DATA0  1: Data packet's PID is DATA1
15	EPACT	Endpoint active  This bit controls whether this endpoint is active. If an endpoint is not active, it ignores all tokens and doesn't make any response.
14:11	Reserved	Must be kept at reset value.
10:0	MPL[10:0]	This field defines the maximum packet length in bytes.




# Device IN endpoint-x interrupt flag register (USBHS\_DIEPxINTF) (x = 0..5, where $x = \text{endpoint}_n\text{umber}$ )

Address offset: 0x0908 + (endpoint\_number × 0x20)

Reset value: 0x0000 0080

This register contains the status and events of an IN endpoint, when software gets an IN endpoint interrupt, it should read this register for the respective endpoint to know the source of the interrupt. The flag bits in this register are all set by hardware and cleared by writing 1 except the read-only TXFE bit.



Bits	Fields	Descriptions
31:14	Reserved	Must be kept at reset value.
13	NAK	NAK handshake sent by USBHS
		USBHS sets this bit after it sends out a NAK handshake because the NAKS bit in
		USBHS_DIEPxCTL register is set, or there is no packet data in endpoint's Tx
		FIFO.
12:8	Reserved	Must be kept at reset value.
7	TXFE	Transmit FIFO empty
		The Tx FIFO of this IN endpoint has reached the empty threshold value defined by
		TXFTH field in USBHS_GAHBCS register.
6	IEPNE	IN endpoint NAK effective
		The setting of SNAK bit in USBHS_DIEPxCTL register takes effect. This bit can be
		cleared either by writing 1 to it or by setting CNAK bit in USBHS_DIEPxCTL
		register.
5	Reserved	Must be kept at reset value.
4	EPTXFUD	Endpoint Tx FIFO underrun
		This flag is triggered if the Tx FIFO has no packet data when an IN token is



digabevice		ODSZA490 OSEI WAIIdai
		incoming
3	СІТО	Control IN Timeout interrupt  This flag is triggered if the device waiting for a handshake is timeout in a control IN transaction.
2	Reserved	Must be kept at reset value.
1	EPDIS	Endpoint disabled  This flag is triggered when an endpoint is disabled from the software's request.
0	TF	Transfer finished  This flag is triggered when all the IN transactions assigned to this endpoint have finished.

### Device OUT endpoint-x interrupt flag register (USBHS\_DOEPxINTF) (x = 0...5, where $x = endpoint_number$ )

Address offset: 0x0B08 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register contains the status and events of an OUT endpoint, when software gets an OUT endpoint interrupt, it should read this register for the respective endpoint to know the source of the interrupt. The flag bits in this register are all set by hardware and cleared by writing 1.

This register has to be accessed by word (32-bit)


Reserved

NYET

rc\_w1

**BTBSTP** 

6



BTBSTP

rc\_w1/rw

Back-to-back SETUP packets (Only for control OUT endpoint)

Bits Fields Descriptions

31:15 Reserved Must be kept at reset value.

14 NYET NYET handshake is sent
This flag is triggered if a NYET handshake is sent by USBHS.

13:7 Reserved Must be kept at reset value.

井

rc\_w1

rc\_w1



algabetice		OBOZA-30 OSCI Maridai
		This flag is triggered when a control out endpoint has received more than 3 back-
		to-back setup packets.
5	Reserved	Must be kept at reset value.
4	EPRXFOVR	Endpoint Rx FIFO overrun
		This flag is triggered if the OUT endpoint's Rx FIFO has no enough space for a
		packet data when an OUT token is incoming. USBHS will drop the incoming OUT
		data packet and send a NAK handshake in this case.
3	STPF	SETUP phase finished (Only for control OUT endpoint)
		This flag is triggered when a setup phase finished, i.e. USBHS receives an IN or
		OUT token after a setup token.
2	Reserved	Must be kept at reset value.
1	EPDIS	Endpoint disabled
		This flag is triggered when an endpoint is disabled from the software's request.
0	TF	Transfer finished
		This flag is triggered when all the OUT transactions assigned to this endpoint have
		finished.

#### Device IN endpoint 0 transfer length register (USBHS\_DIEP0LEN)

Address offset: 0x0910 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved						PCN [1:0]			Reserved	
											n	N			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								TLEN[6:0]			

Bits	Fields	Descriptions
31:21	Reserved	Must be kept at reset value.
20:19	PCNT[1:0]	Packet count
		The number of data packets desired to be transmitted in a transfer.
		Software should program this field before the endpoint is enabled. After the



		transfer starts, this field is decreased automatically by USBHS after each successful data packet transmission.
18:7	Reserved	Must be kept at reset value.
6:0	TLEN[6:0]	Transfer length The total data byte number of a transfer. This field is the total data bytes of all the data packets desired to be transmitted in an IN transfer. Software should program this field before the endpoint is enabled. When software or DMA successfully writes a packet into the endpoint's Tx FIFO, this field is decreased by the byte size of the packet.

#### Device OUT endpoint 0 transfer length register (USBHS\_DOEP0LEN)

Address offset: 0x0B10 Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	GIT CIVIL 11:0	011004111.01					Reserved					PCNT		Reserved	
	r	w										rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Reserved								TLEN[6:0]			

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	STPCNT[1:0]	SETUP packet count
		This field defines the maximum number of back-to-back SETUP packets what this
		endpoint can accept.
		Software should program this field before setup transfers. Each time a back-to-
		back setup packet is received, USBHS decreases this field by one. When this field
		reaches zero, the BTBSTP flag in USBHS_DOEP0INTF register will be triggered.
		00: 0 packet
		01:1 packet
		10: 2 packets
		11: 3 packets
28:20	Reserved	Must be kept at reset value.



	The number of data packets is desired to receive in a transfer.  Software should program this field before the endpoint is enabled. After the
	Software should program this field before the endpoint is enabled. After the
	transfer starts, this field is decreased automatically by USBHS after each
	successful data packet reception on bus.
Reserved	Must be kept at reset value.
TLEN[6:0]	Transfer length
	The total data byte number of a transfer.
	This field is the total data bytes of all the data packets desired to receive in an
	OUT transfer. Software should program this field before the endpoint is enabled.
	Each time software or DMA reads out a packet from the Rx FIFO, this field is
	decreased by the byte size of the packet.

# Device IN endpoint-x transfer length register (USBHS\_DIEPxLEN) (x = 1..5, where $x = endpoint_number$ )

Address offset: 0x910 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

			- 3				by word	. (0_ 0	,						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	MCN [1:0]			PCNT[9:0]										TLEN[18:16]	
				rw										rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	MCNT	Multi count
		This field indicates the number of packets which should be transmitted in a frame
		01:1 packet
		10: 2 packets
		11: 3 packets
28:19	PCNT[9:0]	Packet count
		The number of data packets desired to be transmitted in a transfer.
		Software should program this field before the endpoint is enabled. After the
		4074



transfer starts, this field is decreased automatically by USBHS after each successful data packet transmission.

18:0 TLEN[18:0] Transfer length
The total data byte number of a transfer.
This field is the total data bytes of all the data packets desired to be transmitted in an IN transfer. Software should program this field before the endpoint is enabled.
When software or DMA successfully writes a packet into the endpoint's Tx FIFO, this field is decreased by the byte size of the packet.

# Device OUT endpoint-x transfer length register (USBHS\_DOEPxLEN) (x = 1..5, where $x = endpoint_number$ )

Address offset: 0x0B10 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Τ[1:0]	RXDPID/STPCN		PCNT[9:0]										TLEN[18:16]	
	r/	'rw					ŗ	w						rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							ובהא(וסיס	<del>-</del>							

Bits	Fields	Descriptions
31	Reserved	Must be kept at reset value.
30:29	RXDPID[1:0]	Received data PID (For isochronous OUT endpoints)
		This field saves the PID of the latest received data packet on this endpoint.
		00: DATA0
		01: DATA2
		10: DATA1
		11: MDATA
	STPCNT[1:0]	SETUP packet count (For control OUT Endpoints.)
		This field defines the maximum number back-to-back SETUP packets this
		endpoint can accept.
		Software should program this field before setup transfers. Each time a back-to-
		back setup packet is received, USBHS decreases this field by one. When this field
		reaches zero, the BTBSTP flag in USBHS_DOEPxINTF register will be triggered.



algabatica		OBOZA (400 OSCI Marida)
		00: 0 packet
		01: 1 packet
		10: 2 packets
		11: 3 packets
28:19	PCNT[9:0]	Packet count
		The number of data packets desired to receive in a transfer.
		Software should program this field before the endpoint is enabled. After the
		transfer starts, this field is decreased automatically by USBHS after each
		successful data packet reception on bus.
18:0	TLEN[18:0]	Transfer length
		The total data byte number of a transfer.
		This field is the total data bytes of all the data packets desired to receive in an
		OUT transfer. Software should program this field before the endpoint is enabled.
		Each time software or DMA reads out a packet from the RxFIFO, this field is
		decreased by the byte size of the packet.

# Device IN endpoint-x DMA address register (USBHS\_DIEPxDMAADDR) / Device OUT endpoint-x DMA address register (USBHS\_DOEPxDMAADDR) (x = 0..5, where $x = \text{endpoint}_n\text{umber}$ )

Address offset:

IN endpoint: 0x0914 + (endpoint\_number × 0x20)

OUT endpoint: 0x0B14 + (endpoint\_number × 0x20)

Reset value: 0x0000 0000

This register has to be accessed by word (32-bit)

			U				,		` ,							
	31 3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								[31:16]								
								[31:16]	) ]							
									á							
								rw								
•	5 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								<u> </u>								
								[15:0]								
								ž	d .							

Bits	Fields	Descriptions
31:0	DMAADDR[31:0]	DMA address
		This field defines the endpoint's DMA address. DMA uses this address to fetch
		packet data for IN endpoint or write packet data for OUT endpoint.



# Device IN endpoint-x transmit FIFO status register (USBHS\_DIEPxTFSTAT) (x = 0..5, where x = endpoint\_number)

Address offset: 0x0918 + (endpoint\_number × 0x20)

Reset value: 0x0000 0200

This register contains the information of each endpoint's Tx FIFO.

This register has to be accessed by word (32-bit)

0

r

Bits	Fields	Descriptions
31:16	Reserved	Must be kept at reset value.
15:0	IEPTFS[15:0]	IN endpoint's Tx FIFO space remaining
		IN endpoint's Tx FIFO space remaining in 32-bit word:
		0: FIFO is full
		1: 1 word available
		n: n words available

### 29.7.4. Power and clock control register (USBHS\_PWRCLKCTL)

Address offset: 0x0E00 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							z ese								
							Ned								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



SUCLK
-------

v rw

Bits	Fields	Descriptions
31:2	Reserved	Must be kept at reset value.
1	SHCLK	Stop HCLK
		Stop the HCLK to save power.
		0: HCLK is not stopped
		1:HCLK is stopped
0	SUCLK	Stop the USB clock
		Stop the USB clock to save power.
		0: USB clock is not stopped
		1:UCB clock is stopped



### 30. Revision history

Table 30-1. Revision history

Revision No.	Description	Date	
1.0	Initial Release	Apr.18, 2023	
	FMC section : Adding a description of default factory		
1.1	values for the option byte and correcting PID1 to PID.	Nov 20, 2022	
1.1	2. USB section : Change the description of bit 24 in the	Nov.29, 2023	
	GTNTF register from HPCSR to HPCS.		



#### **Important Notice**

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2023 GigaDevice - All rights reserved